Lecture Notes in Computer Science Edited by G. Goos, J. Hartmanis, and J. van Leeuwen

2826

Springer Berlin

Berlin Heidelberg New York Hong Kong London Milan Paris Tokyo

Andreas Krall (Ed.)

Software and Compilers for Embedded Systems

7th International Workshop, SCOPES 2003 Vienna, Austria, September 24-26, 2003 Proceedings



Series Editors

Gerhard Goos, Karlsruhe University, Germany Juris Hartmanis, Cornell University, NY, USA Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editor

Andreas Krall Technische Universität Wien Institut für Computersprachen Argentinierstr. 8, 1040 Wien, Austria E-mail: andi@complang.tuwien.ac.at

Cataloging-in-Publication Data applied for

A catalog record for this book is available from the Library of Congress

Bibliographic information published by Die Deutsche Bibliothek Die Deutsche Bibliothek lists this publication in the Deutsche Nationalbibliographie; detailed bibliographic data is available in the Internet at http://dnb.ddb.de>.

CR Subject Classification (1998): D.3, D.4, D.2, D.1, C.3, C.2

ISSN 0302-9743 ISBN 3-540-20145-9 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York a member of BertelsmannSpringer Science+Business Media GmbH

http://www.springer.de

© Springer-Verlag Berlin Heidelberg 2003 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Christian Grosche, Hamburg Printed on acid-free paper SPIN: 10953648 06/3142 5 4 3 2 1 0

Preface

This volume contains the proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2003, held in Vienna, Austria, September 24–26, 2003. Initially, the workshop was referred to as the International Workshop on Code Generation for Embedded Systems. The first workshop took place in 1994 in Schloss Dagstuhl, Germany. From its beginnings, the intention of the organizers was to create an atmosphere in which the researchers could participate actively in dynamic discussions and profit from the assembly of international experts in the field.

It was at the fourth workshop, in St. Goar, Germany, in 1999, that the spectrum of topics of interest for the workshop was extended, and not only code generation, but also software and compilers for embedded systems, were considered.

The change in fields of interest led to a change of name, and this is when the present name was used for the first time. Since then, SCOPES has been held again in St. Goar, Germany, in 2001; Berlin, Germany, in 2002; and this year, 2003, in Vienna, Austria.

In response to the call for papers, 43 very strong papers from all over the world were submitted. The program committee selected 26 papers for presentation at SCOPES 2003. All submitted papers were reviewed by at least three experts in order to ensure the quality of the work presented at the workshop.

The papers were divided for presentation into the following categories: code size reduction, code selection, loop optimizations, automatic retargeting, system design, register allocation, offset assignment, analysis and profiling, and memory and cache optimizations.

In addition to the selected contributions, an invited talk was given by Jim Dehnert from Transmeta Corporation. An abstract of this talk is also included in this volume.

I would like to thank all the authors who submitted papers for consideration, since none of this would have been possible without their research efforts. I would like to gratefully acknowledge the support of our sponsor, Atair Software. I thank the program committee and all the referees for carefully reviewing the submitted papers. Finally, I thank Nerina Bermudo and Ulrich Hirnschrott for dealing with the local organization, compiling the proceedings, and maintaining the web site.

July 2003 Andreas Krall

Organization

SCOPES 2003 was organized by the Institut für Computersprachen, Technische Universität Wien and CD-Lab Compilation Techniques for Embedded Processors in cooperation with EDAA, sponsored by Atair Software.

Committee

General Chair:

Andreas Krall (Technische Universität Wien, Austria)

Program Committee:

Uwe Assmann (Linköping University, Sweden)

Shuvra S. Bhattacharyya (University of Maryland, USA)

Christine Eisenbeis (INRIA, France)

Antonio González (Universitat Politècnica de Catalunya

and Intel Labs, Spain)

David Gregg (Trinity College Dublin, Ireland)

Rajiv Gupta (University of Arizona, USA)

Seongsoo Hong (Seoul National University, Korea)

Nigel Horspool (University of Victoria, Canada)

Masaharu Imai (Osaka University, Japan)

Ahmed Jerraya (IMAG, France)

Rainer Leupers (RWTH Aachen, Germany)

Annie Liu (SUNY Stony Brook, USA)

Peter Marwedel (Universität Dortmund, Germany)

SangLyul Min (Seoul National University, Korea)

Frank Mueller (North Carolina State University, USA)

Tatsuo Nakajima (Wasede Univerity, Japan)

Alex Nicolau (Univ. California at Irvine, USA)

Yunheung Paek (Seoul National University, Korea)

Hans van Someren (ACE, The Netherlands)

Hiroyuki Tomiyama (Nagoya University, Japan)

Sreeranga P. Rajan (Fujitsu Labs, USA)

Bernard Wess (Technische Universität Wien, Austria)

David Whalley (Florida State University, USA)

Reinhard Wilhelm (Saarland University, Germany)

Local Organization:

Nerina Bermudo (Technische Universität Wien, Austria)

Ulrich Hirnschrott (Technische Universität Wien, Aus-

tria)

Referees

Alex Aletà Sid Ahmed Ali Touati Cédric Bastoul Marcel Beemster Christoph Berg Nerina Bermudo Ramon Canal Bruce Childers Junghoon Cho Josep M. Codina Albert Cohen Bjoern Decker Heiko Falk Nico Fritz Liam Fitzpatrick Enric Gilbert Rajiv Gupta

Sang-il Han

Michael Hind Manuel Hohenauer Nagisa Ishiura Martien de Jong Dae-hwan Kim Saehwa Kim Toru Kisuki Jens Knoop Shinsuke Kobayashi Arvind Krishaswamy Marc Langenbach ChokSheak Lau Jaesoo Lee Bengu Li Markus Lorenz Jadeep Marathe Christopher Milner

Bryan Olivier

Santosh Pande
Jiyong Park
Ruben van Royen
Jesus Sanchez
Jun Sato
Kiran Seth
Viera Sipkova
Sriraman Tallam
Stephan Thesing
Francçois Thomasset
Xavier Vera
Jens Wagner

Jens Wagner
Oliver Wahlen
Lars Wehmeyer
Sebastian Winkel
Kwangkeun Yi
Thomas Zeitlhofer

Table of Contents

Invited Talk	
The Transmeta Crusoe: VLIW Embedded in CISC	1
Code Size Reduction	
Limited Address Range Architecture for Reducing Code Size in Embedded Processors	2
Predicated Instructions for Code Compaction	17
Code Generation for a Dual Instruction Set Processor Based on Selective Code Transformation	33
Code Selection	
Code Instruction Selection Based on SSA-Graphs	49
A Code Selection Method for SIMD Processors with PACK Instructions . Hiroaki Tanaka, Shinsuke Kobayashi, Yoshinori Takeuchi, Keishi Sakanushi, and Masaharu Imai	66
Reconstructing Control Flow from Predicated Assembly Code	81
Loop Optimizations	
Control Flow Analysis for Recursion Removal	101
An Unfolding-Based Loop Optimization Technique Litong Song, Krishna Kavi, and Ron Cytron	117
Tailoring Software Pipelining for Effective Exploitation of Zero Overhead Loop Buffer	133

Automatic Retargeting

Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation	151
Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models	167
System Design	
A Framework for the Design and Validation of Efficient Fail-Safe Fault-Tolerant Programs	182
A Case Study on a Component-Based System and Its Configuration	198
Composable Code Generation for Model-Based Development	211
Code Generation for Packet Header Intrusion Analysis on the IXP1200 Network Processor	226
Register Allocation	
Retargetable Graph-Coloring Register Allocation for Irregular Architectures	240
Fine-Grain Register Allocation Based on a Global Spill Costs Analysis Dae-Hwan Kim and Hyuk-Jae Lee	255
Offset Assignment	
Unified Instruction Reordering and Algebraic Transformations for Minimum Cost Offset Assignment	270
Improving Offset Assignment through Simultaneous Variable Coalescing . Desiree Ottoni, Guilherme Ottoni, Guido Araujo, and Rainer Leupers	285
Analysis and Profiling	
Transformation of Meta-information by Abstract Co-interpretation Raimund Kirner and Peter Puschner	298

FICO: A Fast Instruction Cache Optimizer.....

Author Index 403

Marco Garatti

Table of Contents

XI

388