Lecture Notes in Computer Science2858Edited by G. Goos, J. Hartmanis, and J. van Leeuwen

Springer Berlin

Berlin Heidelberg New York Hong Kong London Milan Paris Tokyo Alex Veidenbaum Kazuki Joe Hideharu Amano Hideo Aiso (Eds.)

High Performance Computing

5th International Symposium, ISHPC 2003 Tokyo-Odaiba, Japan, October 20-22, 2003 Proceedings



Volume Editors

Alex Veidenbaum University of California, Information and Computer Science 444 Computer Science, Building 302, Irvine, CA 92697-3425, USA E-mail: alexy@ics.uci.edu Kazuki Joe Nara Women's University, Department of Information and Computer Sciences Kita-Uova Nishimachi, Nara 630-8506, Japan E-mail: joe@ics.nara-wu.ac.jp Hideharu Amano Keio University, Department of Information and Computer Science 3-14-1 Hiyoshi, Yokohama 223-8522, Japan E-mail: hunga@am.ics.keio.ac.jp Hideo Aiso Tokyo University of Technology 1404-1 Katakura, Hachioji, Tokyo 192-0982, Japan E-mail: aiso@media.teu.ac.jp

Cataloging-in-Publication Data applied for

A catalog record for this book is available from the Library of Congress

Bibliographic information published by Die Deutsche Bibliothek Die Deutsche Bibliothek lists this publication in the Deutsche Nationalbibliographie; detailed bibliographic data is available in the Internet at <http://dnb.ddb.de>.

CR Subject Classification (1998): D.1, D.2, F.2, E.4, G.1-4, J.1-2, J.6, I.6

ISSN 0302-9743 ISBN 3-540-20359-1 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York a member of BertelsmannSpringer Science+Business Media GmbH

http://www.springer.de

© Springer-Verlag Berlin Heidelberg 2003 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Steingräber Satztechnik GmbH, Heidelberg Printed on acid-free paper SPIN: 10963302 06/3142 5 4 3 2 1 0

Preface

The 5th International Symposium on High Performance Computing (ISHPC–V) was held in Odaiba, Tokyo, Japan, October 20–22, 2003. The symposium was thoughtfully planned, organized, and supported by the ISHPC Organizing Committee and its collaborating organizations.

The ISHPC-V program included two keynote speeches, several invited talks, two panel discussions, and technical sessions covering theoretical and applied research topics in high–performance computing and representing both academia and industry. One of the regular sessions highlighted the research results of the ITBL project (IT–based research laboratory, http://www.itbl.riken.go.jp/). ITBL is a Japanese national project started in 2001 with the objective of realizing a virtual joint research environment using information technology. ITBL aims to connect 100 supercomputers located in main Japanese scientific research laboratories via high–speed networks.

A total of 58 technical contributions from 11 countries were submitted to ISHPC-V. Each paper received at least three peer reviews. After a thorough evaluation process, the program committee selected 14 regular (12-page) papers for presentation at the symposium. In addition, several other papers with favorable reviews were recommended for a poster session presentation. They are also included in the proceedings as short (8-page) papers.

The program committee gave a distinguished paper award and a best student paper award to two of the regular papers. The distinguished paper award was given for "Code and Data Transformations for Improving Shared Cache Performance on SMT Processors" by Dimitrios S. Nikolopoulos. The best student paper award was given for "Improving Memory Latency Aware Fetch Policies for SMT Processors" by Francisco J. Cazorla.

The third International Workshop on OpenMP: Experiences and Implementations (WOMPEI 2003) was held in conjunction with ISHPC–V. It was organized by Mitsuhisa Sato of University of Tsukuba, and Eduard Ayguadé of UPC. The ISHPC–V program committee decided to include the WOMPEI 2003 papers in the symposium proceedings.

We hope that the final program was of significant interest to the participants and served as a launching pad for interaction and debate on technical issues among the attendees. Last but not least, we thank the members of the program committee and the referees for all the hard work that made this meeting possible.

October 2003

Alex Veidenbaum

Foreword

I wish to welcome all of you to the proceedings of International Symposium on High Performance Computing 2003 (ISHPC–V), an event we were delighted to hold in Odaiba, a new city area of Tokyo. ISHPC 2003 was the fifth in the ISHPC series, ISHPC 1997 (Fukuoka, November 1997), ISHPC 1999 (Kyoto, May 1999), ISHPC 2000 (Tokyo, October 2000) and ISHPC 2002 (Kyoto, May 2002). The success of these symposia proves the importance of this area and indicates the strong interest of the research community. I am very pleased to serve as General Chair at a time when high–performance computing (HPC) plays a crucial role in the era of the "IT (Information Technology)" revolution.

The objective of this symposium was to provide a forum for the discussion of all aspects of HPC (from system architecture to real applications) in a more informal and friendly atmosphere. This symposium included excellent invited talks and workshops as well as high–quality technical papers. We hope that all the participants enjoyed not only the symposium but also the stay in Odaiba.

This symposium would not have been possible without the significant help of many people who devoted tremendous time and efforts. I thank all of those who worked diligently to make ISHPC 2003 a great success. In particular I would like to thank the Organizing Chair, Hideharu Amano of Keio University, and the Organizing Committee members for their great contribution to the planning and organization of ISHPC 2003. I would also like to thank the Program Chair, Alex Veidenbaum of UCI, the Program Co-chairs, Nicholas Carter of UIUC (architecture track), Jesus Labarta of UPC (software track), Yutaka Akiyama of CBRC (applications track), and the program committee members for their contribution to a technically excellent symposium program. Thanks are due to the Workshop Chairs, Mitsuhisa Sato of the University of Tsukuba and Eduard Ayguadé of UPC for organizing the International Workshop on OpenMP: Experiences and Implementations (WOMPEI 2003) as usual.

The ITBL special session was proposed and organized by Masahiro Fukuda of NAL. His contribution was very timely, as everybody is now looking at Grid Computing, and this made the symposium very practical. A last note of thanks goes to the people who were involved with the ITBL project.

October 2003

Hideo Aiso General Chair

Organization

ISHPC–V Executive Committee

General Chair	Hideo Aiso (Tokyo U. of Technology)
Program Chair	Alex Veidenbaum (UCI)
Program Co-Chair	Nicholas Carter (UIUC)
	Jesus Labarta (UPC)
	Yutaka Akiyama (CBRC)
Organizing Chair	Hideharu Amano (Keio U.)
Publication and Treasury Chair	Kazuki Joe (NWU)
Local Arrangements Chair	Hironori Nakajo (TUAT)
Social Arrengements Chair	Mitaro Namiki (TUAT)
Workshop Chair	Mitsuhisa Sato (U. Tsukuba)
	Eduard Ayguadé (UPC)

ISHPC–V Program Committee

Hideharu Amano (Keio U.) Taisuke Boku (U. Tsukuba) John Granacki (ISI/USC) Sam Midkiff (Purdue U.) Hironori Nakajo (TUAT) Hitoshi Oi (Temple U.) Constantine Polychronopoulos (UIUC) Hong Shen (JAIST) Rudolf Eigenmann (Purdue U.) Mario Furnari (CNR) Gabrielle Jost (NASA) Hironori Kasahara (Waseda U.) Yoshitoshi Kunieda (Wakayama U.) Steve Lumetta (UIUC) Dimitris Nikolopoulos (CWM) Thierry Priol (INRIA) Hamid R. Arabnia (U. Georgia) Stratis Gallopoulos (U. Patras) Takashi Nakamura (NAL) Naoyuki Nide (NWU) Noriyuki Fujimoto (Osaka U.) Mariko Sasakura (Okayama U.) Tomo Hiroyasu (Doshisha U.) Shoichi Saito (Wakayama U.)

Ramon Beivide (U. Cantabria) Matt Frank (UIUC) Alex Nicolau (UCI) Trevor Mudge (U. Michigan) Hiroshi Nakashima (TUT) Alex Orailoglu (UCSD) Scott Rixner (Rice U.) Mateo Valero (UPC) Jose Castaños (IBM) Dennis Gannon (U. Indiana) Manolis Katevenis (FORTH/U. Crete) Uli Kremer (Rutgers U.) Ulrich Lang (U. Stuttgart) Allen Malony (U. Oregon) Leftaris Polychronopoulos (U. Patras) Mitsuhisa Sato (U. Tsukuba) Mitsuo Yokokawa (GTRC) Kyle Gallivan (FSU) Ophir Frieder (IIT) Umpei Nagashima (AIST) Hayaru Shouno (Yamaguchi U.) Makoto Ando (JFE) Atsushi Kubota (Hiroshima C.U.) Kento Aida (TIT)

ISHPC–V Organizing Committee

Kazuki Joe (NWU) Hironori Nakajo (TUAT) Shin-ya Watanabe (CBRC) Mitsuhisa Sato (U. Tsukuba) Masahiro Fukuda (NAL) Hitoshi Oi (Temple U.) Chiemi Watanabe (NWU) Mitaro Namiki (TUAT) Chika Tanaka (CBRC) Eduard Ayguadé (UPC) Naoki Hirose (NAL)

Referees

Hiroyuki Abe Manuel E. Acacio Makoto Ando Gabriel Antoniu Ayon Basumallik Christos D. Antonopoulos Jose Angel Gregorio Kazuki Joe Yvon Jou Keiji Kimura Carmen Martinez Hiroshi Nakamura Zhelong Pan Cristian Petrescu-Prahova Oliverio J. Santana Yasuhiro Suzuki Jordi Torres Ioannis E. Venetis

WOMPEI 2003 Organization

Workshop ChairMitsuhisa Sato (U. Tsukuba)Workshop ChairEduard Ayguade (UPC)Program CommitteeBarbara Chapman (U. Houston)Rudolf Eigenmann (Purdue U.)Hironori Kasahara (Waseda U.)Yoshiki Seo (NEC)Hideki Saito (Intel)Matthijs van Waveren (Fujitsu)Larry Meadows (Sun)Kuton (Sun)

Table of Contents

I Invited Papers

High Performance Computing Trends and Self Adapting Numerical Software Jack Dongarra	1
Kilo-instruction Processors Adrián Cristal, Daniel Ortega, Josep Llosa, Mateo Valero	10
CARE: Overview of an Adaptive Multithreaded Architecture Andrés Márquez, Guang R. Gao	26
Numerical Simulator III – A Terascale SMP-Cluster System for Aerospace Science and Engineering: Its Design and the Performance Issue Yuichi Matsuo	39

II Award Papers

Distinguished Paper Award

Code and Data Transformations	
for Improving Shared Cache Performance on SMT Processors	54
Dimitrios S. Nikolopoulos	

Best Student Paper Award

Improving Memory Latency Aware Fetch Policies for SMT Processors 70 Francisco J. Cazorla, Enrique Fernandez, Alex Ramírez, Mateo Valero

III Architecture

Tolerating Branch Predictor Latency on SMT Ayose Falcón, Oliverio J. Santana, Alex Ramírez, Mateo Valero	86
A Simple Low-Energy Instruction Wakeup Mechanism Marco A. Ramírez, Adrian Cristal, Alexander V. Veidenbaum, Luis Villa, Mateo Valero	99
Power-Performance Trade-Offs in Wide and Clustered VLIW Cores for Numerical Codes <i>Miquel Pericàs, Eduard Ayguadé, Javier Zalamea, Josep Llosa,</i> <i>Mateo Valero</i>	113

IV Software

FIBER: A Generalized Framework for Auto-tuning Software 146 Takahiro Katagiri, Kenji Kise, Hiroaki Honda, Toshitsugu Yuba
Evaluating Heuristic Scheduling Algorithms
for High Performance Parallel Processing
Pursuing Laziness for Efficient Implementation
of Modern Multithreaded Languages
SPEC HPG Benchmarks for Large Systems
Matthijs van Waveren, Brian Whitney

V Applications

Distribution-Insensitive Parallel External Sorting on PC Clusters 202 Minsoo Jeon, Dongseung Kim
Distributed Genetic Algorithm for Inference of Biological Scale-Free Network Structure
Is Cook's Theorem Correct for DNA-Based Computing? 222 Weng-Long Chang, Minyi Guo, Jesse Wu
LES of Unstable Combustion in a Gas Turbine Combustor

VI ITBL

A Visual Resource Integration Environment for Distributed Applications on the ITBL System
Development of Remote Visualization and Collaborative Visualization System in ITBL Grid Environment 269 Yoshio Suzuki, Nobuko Matsumoto
Performance of Network Intrusion Detection Cluster System
Constructing a Virtual Laboratory on the Internet: The ITBL Portal 288 Yoshinari Fukui, Andrew Stubbings, Takashi Yamazaki, Ryutaro Himeno
Evaluation of High-Speed VPN Using CFD Benchmark
The Development of the UPACS CFD Environment
Virtual Experiment Platform for Materials Design
 Ab Initio Study of Hydrogen Hydrate Clathrates for Hydrogen Storage within the ITBL Environment

VII Short Papers

RI2N – Interconnection Network System for Clusters with Wide-Bandwidth and Fault-Tolerancy Based on Multiple Links 342 Shin'ichi Miura, Taisuke Boku, Mitsuhisa Sato, Daisuke Takahashi
A Bypass-Sensitive Blocking-Preventing Scheduling Technique for Mesh-Connected Multicomputers
Broadcast in a MANET Based on the Beneficial Area
An Optimal Method for Coordinated En-route Web Object Caching 368 Keqiu Li, Hong Shen

An Improved Algorithm of Multicast Topology Inference from End-to-End Measurements
Chordal Topologies for Interconnection Networks
Distributed Location of Shared Resources and Its Application to the Load Sharing Problem in Heterogeneous Distributed Systems 393 Satoshi Fujita, Shigeaki Tagashira
Design and Implementation of a Parallel Programming Environment Based on Distributed Shared Arrays
Design and Implementation of Parallel Modified PrefixSpan Method 412 Toshihide Sutou, Keiichi Tamura, Yasuma Mori, Hajime Kitakami
Parallel LU-decomposition on Pentium Streaming SIMD Extensions 423 Akihito Takahashi, Mostafa Soliman, Stanislav Sedukhin
Parallel Matrix Multiplication and LU Factorization on Ethernet-Based Clusters
Online Remote Trace Analysis of Parallel Applications on High-Performance Clusters
Performance Study of a Whole Genome Comparison Tool on a Hyper-Threading Multiprocessor
The GSN Library and FORTRAN Level I/O Benchmarks on the NS-III HPC System
Large Scale Structures of Turbulent Shear Flow via DNS 468 Shin-ichi Satake, Tomoaki Kunugi, Kazuyuki Takase, Yasuo Ose, Norihito Naito
Molecular Dynamics Simulation of Prion Protein by Large Scale Cluster Computing

VIII International Workshop on OpenMP: Experiences and Implementations (WOMPEI 2003)

OpenMP/MPI Hybrid vs. Flat MPI on the Earth Simulator: Parallel Iterative Solvers for Finite Element Method
Performance Evaluation of Low Level Multithreaded BLAS Kernels on Intel Processor Based cc-NUMA Systems
Support of Multidimensional Parallelism in the OpenMP Programming Model
On the Implementation of OpenMP 2.0 Extensions in the Fujitsu PRIMEPOWER Compiler
Improve OpenMP Performance by Extending BARRIER and REDUCTION Constructs
OpenMP for Adaptive Master-Slave Message Passing Applications 540 Panagiotis E. Hadjidoukas, Eleftherios D. Polychronopoulos, and Theodore S. Papatheodorou
OpenGR: A Directive-Based Grid Programming Environment
Author Index