Skip to main content
Log in

Fault macromodeling and a testing strategy for opamps

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper, we propose a simple testing technique based on DC measurements for operational amplifiers. We first develop a comprehensive macromodel for the transistor-level opamp to alleviate the efforts of fault simulation. By incorporating appropriate I/O characteristics into the macromodel, the output deviation due to the modeling error can be significantly reduced. We use the transistor short/bridging faults to illustrate the efficiency of our proposed technique. Experimental results show that a high fault coverage can be achieved for the stand-alone opamp by measuring two DC parameters V o-max * and V o-min *. For the embedded opamps, many short/bridging faults cannot be detected by traditional functional testing. However, by using similar DC measurements along with a design for testability (DFT) scheme, we can improve the fault coverage dramatically.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. A. Meixner and W. Maly, “Fault Modeling for the Testing of Mixed Integrated Circuits,” Proc. IEEE International Test Conf., Oct. 1991, pp. 564–572.

  2. N. Nagi and J.A. Abraham, “Hierarchical Fault Modeling for Analog and Mixed-Signal Circuits,” Proc. IEEE VLSI Test Symposium, April 1992, pp. 96–101.

  3. N. Nagi, A. Chatterjee, and J.A. Abraham, “DRAFTS: Discretized Analog Circuit Fault Simulator,” Proc. 30th Design Automation Conf., June 1993, pp. 96–101.

  4. N. Nagi, A. Chatterjee, A. Balivada, and J.A. Abraham, “FaultBased Automatic Test Generator for Linear Analog Circuits,” Proc. International Conference on CAD, Nov. 1993, pp. 88–91.

  5. E. Sanchez-Sinencio and M.L. Majewski, “A Nonlinear Macromodel of Operational Amplifiers in the Frequency Domain,” IEEE Transactions on Circuits and Systems, Vol. 26, No. 6, pp. 395–402, June 1979.

    Google Scholar 

  6. G.R. Boyle, D.O. Pederson, B.M. Cohn, and J.E. Solomon, “Macromodeling of Integrated Circuit Operational Amplifiers,” IEEE Journal of Solid State Circuits, Vol. 9, No. 6, pp. 353–367, Dec. 1974.

    Google Scholar 

  7. G. Turchetti and G. Masetti, “A Macromodel for Integrated All-MOS Operational Amplifiers,” IEEE Journal of Solid State Circuits, Vol. 18, No. 4, pp. 389–394, Aug. 1983.

    Google Scholar 

  8. A.B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, Wiley, New York, 1984.

    Google Scholar 

  9. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, Wiley, New York, 1993.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Additional information

An earlier version of this work was reported in ICCAD-94.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Pan, CY., Cheng, KT. & Gupta, S. Fault macromodeling and a testing strategy for opamps. J Electron Test 9, 225–235 (1996). https://doi.org/10.1007/BF00134688

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00134688

Keywords

Navigation