Abstract
The Power Factor Approximation (PFA) power estimation method is reviewed and applied to VLSI array processing systems. The power dissipation of 1, 2, and 3 dimensional algorithms implemented on linear, hexagonal, and cubic processor arrays is investigated. Closed form equations are developed which show how the overall power dissipation is influenced by an algorithm's size and dimensionality, the target array processor's size and dimensionality, and the adopted partitioning strategy. The power estimation methods developed in this paper can be applied in the early phases of VLSI algorithm/architecture design, selection, and partitionment. The power dissipation of a matrix-matrix multiplication operation is estimated as an example application.
Similar content being viewed by others
References
H.T. Kung, “Why systolic architectures?,”Computer, 1982, pp. 37–46.
S.Y. Kung,VLSI Array Processors, Englewood Cliffs, NJ: Prentice-Hall, 1988.
William A. Porter, “Concurrent forms of signal processing algorithms,”IEEE Trans. on Circuits and Systems, vol. 36, 1989, pp. 553–560.
Clark D. Thompson, “Area-time complexity for VLSI,”Proc. of 3rd International Conference on Artificial Intelligence and Information-Control Systems of Robots, 1984, pp. 373–382.
Dan I. Moldovan and Jose A. B. Fortes, “Partitioning and mapping algorithms into fixed size systolic arrays,”IEEE Trans. on Computers, vol. c-35, 1986, pp. 1–12.
Kai Hwang and Yeng-Heng Cheng, “Partitioned matrix algorithms for VLSI arithmetic systems,”IEEE Trans. on Computers, vol. c-31, 1982, pp. 1215–1224.
Guo-Jie Li and Benjamin W. Wah, “The design of optimal systolic arrays,”IEEE Trans. on Computers, vol. c-34, 1985, pp. 66–77.
Scott R. Powell and Paul M. Chau, “A model for estimating power dissipation in a class of DSP VLSI chips,”IEEE Transactions on Circuits and Systems, vol. 38, 1991, pp. 646–649.
J.S. Ward, et al., “Figures of merit for VLSI implementations of digital signal processing algorithms,”IEE Proceedings, vol. 131, Part F, 1984, pp. 64–70.
Clark K. Thompson and Prabhakar Raghavan, “On estimating the performance of VLSI circuits,”Proc. Conference on Advanced Research in VLSI, 1984, pp. 34–44.
Scott R. Powell and Paul M. Chau,VLSI Signal Processing IV, IEEE Press, 1990.
David A. Hodges and Horace G. Jackson,Analysis and Design of Digital Integrated Circuits, New York: McGraw-Hill, 1983.
Ghassan Y. Yacoub and Walter H. Ku, “An accurate simulation technique for short-circuit power dissipation based on current component isolation,”Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), 1989, pp. 1157–1161.
Harry J.M. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits,”IEEE Journal of Solid-State Circuits, vol. sc-19, 1984, pp. 468–473.
Sung Mo Kang, “Accurate simulation of power dissipation in VLSI circuits,”IEEE Journal of Solid-State Circuits, vol. sc-21, 1986, pp. 899–891.
Robert Tjarnstrom, “Power dissipation estimate by switch level simulation,”Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), 1989, pp. 881–884.
Mehmet A. Cirit, “Estimating dynamic power consumption of CMOS circuits,”Proc. IEEE Int. Conf. on Computer Aided Design (ICCAD), 1987, pp. 534–537.
Akhilesh Tyagi, “Hurcules: A power analyzer for MOS VLSI circuits,”Proc. IEEE Int. Conf. on Computer Aided Design (ICCAD), 1987, pp. 530–533.
Author information
Authors and Affiliations
Additional information
This work was supported in part by the Hughes Aircraft Company fellowship program and the NSF initiation grant MIP-99-10437.
Rights and permissions
About this article
Cite this article
Chau, P.M., Powell, S.R. Power dissipation of VLSI array processing systems. J VLSI Sign Process Syst Sign Image Video Technol 4, 199–212 (1992). https://doi.org/10.1007/BF00925122
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00925122