Abstract
Pixel processing is the most fundamental performance bottleneck in high-end three-dimensional graphics systems. This paper presents the design of a specialized custom VLSI graphics chip that was implemented with one million transistors and is capable of processing pixels at extremely rapid rates close to one nanosecond. This was made possible by utilizing a large number of identical pipelined pixel processors that operate in a purely systolic fashion. The chip has been designed at the IBM Research Division's Thomas J. Watson Research Center.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
H. Fuchs and J. Poulton, “Pixel Planes: A VLSI-Oriented Design for a Raster Graphics Engine,”VLSI Design, 2(3): 3rd. Quarter, 1981, pp 20–28.
Bart Locanthi, “Object Oriented Raster Displays,”Proceedings of Caltech Conference on VLSI, January 1979, pp. 215–225.
Daniel S. Whelan, “A Rectangular Area Filling Display System Architecture,”Computer Graphics, 16(3): July 1982, pp. 147–153.
S. Demetrescu, “High Speed Image Rasterization Using Scan Line Access Memories,”Proc. 1985 Chapel Hill Conference on VLSI, Computer Science Press, 1985, pp 221–243.
J.H. Jackson, “Dynamic Scan-converted images with a Frame Buffer Display Device,”Computer Graphics, 14(3): July 1980, pp. 163–169.
H. Niimi, Y. Imai, M. Murakami, S. Tomita, and H. Hagiwara, “A Parallel Processor System for Three Dimensional Color Graphics,”Computer Graphics, 18(3): July 1984, pp. 67–76.
N. Gharachorloo and C. Pottle, “SUPER BUFFER: A Systolic VLSI Graphics Engine for Real Time Raster Image Generation,”Proc. 1985 Chapel Hill Conference on VLSI, Computer Science Press, 1985, pp. 285–305.
A.J. Myers,An Efficient Visible Surface Program, Ohio State University, Report to the NSF, July 1975.
G.S. Watkins,A Real Time Visible Surface Algorithm, University of Utah, Computer Science Department, June 1970.
N.F. Goncalves,IORA: A Racefree CMOS Technique for Register Transfer Systems, Ph.D. Thesis. Katholieke Univeriteit Leuven, Belgium. 1985.
N. Gharachorloo,Super Buffer: A Systolic VLSI Graphics Engine for Real Time Raster Image Generation, Ph.D. Thesis, Electrical Engineering Department, Cornell Univ., Ithaca, NY. August 1985.
T. Nishizawa, T. Ohgi, K. Nagatomi, H. Kamiyama, K. Maenobu, and M. Fujiwara, “A Hidden Surface Processor for 3-Dimension Graphics,”ISSCC, Feb. 1988, pp. 166–167.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Gharachorloo, N., Gupta, S., Hokenek, E. et al. A million transistor systolic array graphics engine. J VLSI Sign Process Syst Sign Image Video Technol 1, 35–43 (1989). https://doi.org/10.1007/BF00932064
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF00932064