Abstract
This paper proposes performance and reliability improvement by using new algorithms for asynchronous operations in disk buffer cache memory. These algorithms allow for writing the files into the buffer cache by the processes and consider the number of active processes in the system and the length of the queue to the disk buffer cache. Writing the contents of the buffer cache to the disk depends on the system load and the write activity. Performance and reliability measures including the elapsed time of writing a file into the buffer cache, the waiting time to start writing a file, and the mean number of blocks written to the disk between system failures are used to show performance and reliability improvement by using the algorithms. Sensitivity analysis is used to influence the algorithms' design. Examples of real systems are used to show the numerical results of performance and reliability improvement in different systems with various disk cache parameters and file sizes.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Agarwal, A.: Analysis of cache performance for operating systems and multiprogramming. Boston, MA: Kluwer 1989
Archibald, J., Baer, J.-L.: Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst.4, 273–298 (1986)
Bitar, P., Despain, A.M.: Multiprocessor cache synchronization, issues, innovation, evolution. Proceedings 13th IEEE International Symposium on Computer Architecture, 1986, Tokyo, Japan, pp. 424–433
Bril, R.J.: An implementation independent approach to cache memories. ACM SIGARCH Newslett.15, 17–24 (1987)
Cheriton, D.R., Slavenburg, G.A., Boyle, P.D.: Software-controlled caches in the VMP multiprocessor. Proceedings 13th IEEE International Symposium on Computer Architecture, 1986, Tokyo, Japan, pp. 366–374
Dubois, M., Briggs, F.A.: Effects of cache coherency in multiprocessors. IEEE Trans. Comput. C-31, 1083–1099 (1982)
Goodman, J.R.: Using cache memory to reduce processor-memory traffic. Proceedings 10th IEEE International Symposium on Computer Architecture, 1983, Stockholm, Sweden, pp. 124–131
Goodman, J.R., Hsu, W.-C.: On the use of registers vs. cache to minimize memory traffic. Proceedings 13th IEEE International Symposium on Computer Architecture, 1986, Tokyo, Japan, pp. 375–383
Katz, R.H., Eggers, S.J., Wood, D.A., Perkins C.L., Sheldon, R.G.: Implementing a cache consistency protocol. Proceedings 12th IEEE International Symposium on Computer Architecture, 1985, Boston, MA, pp. 276–283
Papamarcos, M.S., Patel, J.H.: A low overhead coherence solution for multiprocessors with private cache memories. Proceedings 11th IEEE International Symposium on Computer Architecture, 1984, Ann Arbor, MI, pp. 348–354
Rao, G.S.: Performance analysis of cache memories. J. ACM25, 378–395 (1978)
Ritchie, D.M., Thompson, K.: The UNIX time-sharing system. Commun. ACM17, 365–373 (1974)
Ritchie, D.M.: UNIX time-sharing system: a retrospective. AT & T Bell Syst. Tech. J.57, 1947–1969 (1978)
Ritchie, D.M.: The evolution of the unix time-sharing system. AT & T Bell Syst. Tech. J.63, 1897–1910 (1984)
Rudolph, L., Segall, Z.: Dynamic decentralized cache schemes for MIMD parallel processors. Proceedings 11th IEEE International Symposium on Computer Architecture, 1984, Ann Arbor, MI, pp. 340–347
Thompson, K.: UNIX time-sharing system: UNIX implementation. AT & T Bell Syst. Tech. J.57, 1931–1946 (1978)
Tokunaga, T., Hirai, Y., Yamamoto, S.: Integrated disk cache system with file adaptive control. Proceedings IEEE Computer Society Conference, 1980, Washington, DC, pp. 412–416
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Haé, A. Performance and reliability improvement by using asynchronous algorithms in disk buffer cache memory. Acta Informatica 30, 131–146 (1993). https://doi.org/10.1007/BF01178577
Received:
Issue Date:
DOI: https://doi.org/10.1007/BF01178577