Skip to main content
Log in

Expressibility of output equals input

Negative and positive results

  • Published:
Acta Informatica Aims and scope Submit manuscript

Abstract

We examine the common and seemingly simple specification that the output stream equals the input stream. We show that this is not in full generality expressible in first-order or temporal logic by an infinite set of sentences or a recursive specification, but requires certain extra assumptions, such as the existence of a clock or discrete input values.

The main negative results are stated for first-order expressibility and have direct corollaries for inexpressibility in first-order temporal logic: output equals input with arbitrary delay is not expressible by a (perhaps infinite) theory (Theorems 2 and 3), even with a timestamp (Theorem 8), and is not expressible for an ω timeline by a sentence, even with a timestamp (Theorem 10). Output equals input with constant delay cannot be expressed for ω timeline by a sentence with extra unary predicates over the timeline.

As an example of the positive results, we show output equals input can be expressed by a sentence in the language with a (weak) clock if the base model contains either an extra function (Theorem 14), or arithmetic (Theorem 15).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Abadi, M.: The power of temporal proofs. In: Second Symposium on Logic in Computer Science, pp. 123–130. New York: IEEE 1987

    Google Scholar 

  2. Denvir, B.T., Harwood, W.T., Jackson, M.I., Wray, M.J. (eds.) The analysis of concurrent systems. Cambridge September 1983 proceedings. (Lect. Notes Comput. Sci., vol. 207). Berlin Heidelberg New York. Springer 1985

    Google Scholar 

  3. Ehrenfeucht, A.: An application of games to the completeness problem for formalized theories. Fundam. Math.49, 129–141 (1961)

    Google Scholar 

  4. Emerson, E.A.: Temporal and modal logic. In: Leeuwen, J. van, (ed.) Handbook of theoretical computer science, pp. 995–1072. Amsterdam: Elsevier 1990

    Google Scholar 

  5. Gabbay, D., Pnueli, A., Shelah, S., Stavi, J.: On the temporal analysis of fairness. In: 7th Annual Conference on Principles of Programming Languages, 163–173. Las Vegas, Nevada, January 1980. New York: ACM 1980

    Google Scholar 

  6. Hailpern, B.T.: Verifying concurrent processes using temporal logic. (Lect. Notes Comput. Sci., vol. 129). Berlin Heidelberg New York: Springer 1982

    Google Scholar 

  7. Halpern, J. Y.: Review of Sistla, Clarke, Francez, and Meyer ‘Can message buffers be axiomatized in linear temporal logic?’ Math Rev.87, 68057 (1987)

    Google Scholar 

  8. Kamp, J.A.W.: Tense logic and the theory of liner order. PhD thesis, University of California, Los Angeles 1968

    Google Scholar 

  9. Koymans, R.: Specifying message passing systems requires extending temporal logic. In: Banieqbal, B., Barringer, H., Pnueli, A. (eds.) Temporal logic in specification. (Lect. Notes Comput. Sci., vol. 398, pp 213–223) Berlin Heidelberg New York: Springer 1989

    Google Scholar 

  10. Ladner, R.E.: Application of model theoretic games to discrete linear orders and finite automata. Inf Control33, 281–303 (1977)

    Google Scholar 

  11. Landwehr, C.: The RS-232 software repeater problem. IEEE Cipher, pp. 34–35, Summer 1989

  12. Menas, T.K.: The relation of the temporal logic of the state delta verification system (SDVS) to classical first-order temporal logic. Technical Report ATR-90 (5778)-10. The Aerospace Corporation, 1990

  13. Parikh, R.: A decidability result for a second-order process logic. In: 19th Annual Symposium on Foundations of Computer Science, p. 177–183. New York: ACM 1978

    Google Scholar 

  14. Sain, I.: Computer science temporal logics need clocks. Am. Math. Soc. Notices p 399–400 (1989) Abstract 89T-03-210

  15. Sistla, A., Clarke, E., Francez, N., Meyer, A.: Can message buffers be axiomatized in linear temporal logic? Inf. Control 63, 88–112 (1984)

    Google Scholar 

  16. Wolper, P.: Expressing interesting properties of programs in propositional temporal logic. In: Proceedings 13th Annual ACM SIGACT-SIGPLAN Symposium on Principle of Programming Languages, pp 184–193. New York: ACM 1986

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Additional information

Supported by Aerospace Sponsored Research

Rights and permissions

Reprints and permissions

About this article

Cite this article

Marcus, L., Menas, T. Expressibility of output equals input. Acta Informatica 29, 645–662 (1992). https://doi.org/10.1007/BF01185565

Download citation

  • Received:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01185565

Keywords

Navigation