Skip to main content
Log in

Algorithmic and implementation issues in analog low power learning neural network chips

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

Analog sub-threshold is an attractive microelectronic implementation approach for many applications where power is to be minimized. The process of mapping a neural network to a sub-threshold architecture requires the proper selection of a training algorithm. For analog architectures, conventional training algorithms like backpropagation have many drawbacks although they are computationally efficient on digital computers. In this article we present algorithms that are suitable for analog implementation and we present architectures and implementations of sub-threshold neural networks.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. M. Jabri, S. Pickard, P. Leong, B. Flower and Y. Xie, “ANN Based Classification of Heart Defibrillators, ” To appear in NIPS 4, Morgan Kauffmann publishers, 1992.

  2. M. Jabri and B. Flower, “Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multi-Layer Networks,”Neural Computation, Cambridge: MIT Press, vol. 3, 1991, pp. 546–565.

    Google Scholar 

  3. Y Xie and M. Jabri, “Training Algorithms for Limited Precision Feedforward Neural Networks,” submitted toIEEE Transactions on Neural Networks.

  4. K. Boahen and A. Andreou, “A contrasts sensitive silicon retina with reciprocal synapses,” To appear inNIPS 4, San Mateo, CA: Morgan Kauffrnann publishers, 1992.

    Google Scholar 

  5. W.H. Press, B.P. Flannery, S.A. Teukolsky, and W.T. Vetterling, “Numerical Recipes,” Cambridge: Cambridge Press, 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jabri, M., Pickard, S., Leong, P. et al. Algorithmic and implementation issues in analog low power learning neural network chips. J VLSI Sign Process Syst Sign Image Video Technol 6, 67–76 (1993). https://doi.org/10.1007/BF01581960

Download citation

  • Received:

  • Revised:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01581960

Keywords

Navigation