Skip to main content
SpringerLink
Log in

A design method for on-line reconfigurable array processors

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

In this paper a design methodology for reconfigurable array processors is described. It extends a known design method for nonredundant array architectures, which is based upon an algorithm description. Using self-checking processing elements, the systematic design ofon-line reconfigurable arrays is feasible, which perform reconfigurationconcurrently with data processing. Reconfiguration schemes suitable for array processors with arbitrary dimension are presented. One reconfiguration scheme addresses arrays with high probability of both dynamic and static faults. They are treated differently to reduce hardware overhead. A systematic approach for reliability estimation based on a model including dynamic and static faults is discussed. The design method is applied to matrix-matrix-multiplication. Estimations of hardware overhead are given.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. T.R.N. Rao, Error Coding for Arithmetic Processors, London: Academic Press, 1974.

    MATH  Google Scholar 

  2. M.G. Sami and R. Steffanelli, “Reconfigurable architectures for VLSI processing arrays,”Proceedings of the IEEE, vol. 74, 1986, pp. 712–722.

    Article  Google Scholar 

  3. F.T. Luk and E.K. Torng, “Fault tolerance for systolic arrays,” InSPIE Real Time Signal Processing, vol. 827, 1978, pp. 30–36.

    Google Scholar 

  4. Dhiraj K. Pradhan, ed.,Fault Tolerant Computing—Theory and Techniques, vol. I, Englewood Cliffs, NJ: Prentice Hall, 1986.

    Google Scholar 

  5. S.Y. Kung,VLSI Array Processors, Englewood Cliffs, NJ: Prentice Hall, 1988.

    Google Scholar 

  6. S.K. Rao and T. Kailath, “Regular iterative algorithms and their implementation on processor arrays,”Proceedings of the IEEE, vol. 76, 1988, pp. 259–269.

    Article  Google Scholar 

  7. D.I. Moldovan, “ADVIS: A software package for the design of systolic arrays,”IEEE Transactions on Computer-Aided Design, vol. CAD-6, 1987, pp. 33–40.

    Article  MathSciNet  Google Scholar 

  8. J. Franzen, “Design of run-time fault-tolerant arrays of self-checking processing elements,” InApplication Specific Array Processors, 1990, pp. 168–179.

  9. M.S. Lam and H.T. Kung, “Fault tolerance and two-level pipelining in VLSI systolic arrays,” InProc. 1984 Conference on Advanced Research in VLSI, 1984, pp. 74–83.

  10. W. Schneeweiß,Boolean Functions with Engineering Applications and Computer Programs, Heidelberg: Springer, 1989.

    MATH  Google Scholar 

  11. L. Thiele, “On the design of piecewise regular procesor arrays,” InProc. ISCAS 89, 1989.

  12. Bernd Schmale, Standard cell design of a fault-tolerant array-multiplier (in German), Master's thesis, University of Hannover, FRG, 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Laboratorium fur Informationstechnologie, University of Hannover, Schneiderberg 32, D-3000, Hannover 1

    Jens Franzen

Authors
  1. Jens Franzen
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Franzen, J. A design method for on-line reconfigurable array processors. J VLSI Sign Process Syst Sign Image Video Technol 5, 21–35 (1993). https://doi.org/10.1007/BF01880269

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF01880269

Keywords

Search

Navigation