Abstract
The logical concept of a processing system withm, 1<m≤n, identical or different processors is given where the processors operate onp, p≤n subprograms which are parts of a program for the system. As many of the processors as possible work in parallel, and as soon as a processor has terminated its process this processor is automatically turned over to another program to compute.
Zusammenfassung
Dargestellt wird das logische Konzept eines Rechenwerks mitm, 1<m≤n, identischen oder verschiedenen Prozessoren, wobei die Prozessoren aufp, p≤n Unterprogrammen arbeiten, die Teile eines Programmes für das Rechenwerk sind. So viele der Prozessoren als möglich arbeiten parallel, und sobald ein Prozessor seinen Prozeß beendet hat, wird er automatisch einem anderen zu berechnenden Programm übergeben.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Thurber, K. J.: Parallel processor architectures — Part 1: General purpose Systems. Computer Design18/1 (1979).
Thurber, K. J.: Parallel processor architectures — Part 2: Special purpose systems. Computer Design18/2 (1979).
Thurber, K. J.: Large scale computer architecture: Parallel and associative processors. Rochelle Park, N. J.: Hayden 1976.
Fuller, S. H., Ousterhout, J. K., Raskin, L., Rubinfeld, P. I., Pradepp, J. S., Swan, R. J.: Multi-microprocessors: An overview and working example. Proceedings of the IEEE66, 2 (1978).
Händler, W.: Aspects of parallelism in computer architecture. Proc. IMACS (AICA) Symposium, Munich, March 1977, pp. 1–8. North-Holland 1977.
Misunas, D. P.: Report on the second workshop on data flow computers and program organization. Massachusetts Institute of Technology, Laboratory for Computer Science, 1979.
Buchberger, B., Fegerl, J., Lichtenberger, F.: Computer trees: a concept for parallel processing. Microprocessors and Microsystems3, 244–248 (1979).
Schreiber, H., Sigmund, V.: Functionally structured computer architecture using plug-in microprocessing modules. Proc. of the Technical Sessions of the Internat. Microcomputers, Minicomputers, Microprocessors Conference 79, June 19–21. Geneva Industr. and Scientific Conference Management IMC, 204–212 (1979).
Swan, R. J., Fuller, S. H., Siewiorek, D. P.: Cm* — A modular, multimicroprocessor. AFIP-Conference Proceedings46, 637–644 (1977).
Sullivan, H., Bashkov, T. R.: A large scale homogeneous, fully distributed parallel machine I, II. Conf. Proceedings 4th Annual Symposium Computer Arch., C ACM, SIG ARCH 5, (77), 3, 105–117, 118–124.
Dennis, J. B., Misunas, D. P.: A preliminary architecture for a basic data-flow processor. Proceedings of the 2nd Annual Symposium on Computer Architecture 1975, Massachusetts Institute of Technology.
Texas Instruments, DDP Development Group: Texas Instruments Distributed Data Processor: A Synopsis. Austin, 1979.
Treleaven, P. C.: Principal components of a data flow computer, in: Large scale integration (Lawson, Berndt, Hermandon, eds.). North-Holland 1978.
Comte, D., Hifdi, N.: LAU multiprocessor: Microfunctional description and technological choices. 1st European Conference on Parallel and Distributed Processing, Toulouse, 1979.
Komp, E., Muchnick, S. S.: Three extensions to LAU and its hardware architecture. 1st European Conference on Parallel and Distributed Processing, Toulouse, 1979.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Albrecht, R.F. Concept of a multi-processor parallel processing unit. Computing 25, 1–16 (1980). https://doi.org/10.1007/BF02243878
Received:
Issue Date:
DOI: https://doi.org/10.1007/BF02243878