Abstract
Bit-true simulation is an important phase in the design of a DSP system for verification of the finite word length effects. Currently, such simulation is realized by a local-based bit-true compilation: each operation is replaced by a bit-true equivalent. In this paper, a new global approach is elaborated. The entire parallel signal flow graph is analyzed and transformed utilizing the flexibility available on the simulation target. Only the strictly necessary overflow and quantization mechanisms are retained. Such a global approach appears to be one order of magnitude faster than the local approach. So, the present-day time-consuming simulations can be accelerated enormously and even real-time bit-true emulation becomes feasible.
Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
L. De Coster, M. Engels, R. Lauwereins and J. Peperstraete, Global versus local approach for compiled bit-true simulation of DSP applications, Internal Report ACCA-95-4, July 1995.
S. Kim and W. Sung, Fixed-point simulation utility for C and C++ based digital signal processing programs, in Proc. of the 28th Asilomar Conf., Vol. I, pp. 162–166, Oct. 1994.
S. Kim and W. Sung, A floating-point to fixed-point assembly program translator for the TMS 320C25, IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, 41(11):730–739, Nov. 1994.
W. Sung and K.-I. Kum, Worth-length determination and scaling software for a signal flow block diagram, in Proc. of the Int. Conf. on Acoustics, Speech and Signal Processing, Vol. II, pp. 457–460, Apr. 1994.
W. Sung, An automatic scaling method for the programming of fixed-point digital signal processors, in Proc. of the IEEE Int. Symp. on Circuits Systems, pp. 37–40, June 1991.
K. Schoofs, G. Goossens and H. De Man, Bit-alignment for retargable code generator, in Proc. of the 7th IEEE/ACM Int. Symp. on high-level synthesis, May 1994.
K. Schoofs, G. Goossens and H. De Man, Bit-alignment in hardware allocation for multiplexed DSP architectures, in Proc. of the Eur. Conf. on Design Automation, pp. 289–293, Febr. 1993.
K.Schoofs, G. Goossens and H. De Man, Signal type optimisation in the design of time-multiplexed DSP Architectures, in Proc. of the Eur. Design and Test Conf., Febr. 1994.
DSP Station C Code Generation Users Manual, Mentor Graphics, 1996.
DSP Station DSP56000 Code Generation Users Manual, Mentor Graphics, 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
De Coster, L., Engels, M., Lauwereins, R., Peperstraete, J. (1996). Global approach for compiled bit-true simulation of DSP systems. In: Bougé, L., Fraigniaud, P., Mignotte, A., Robert, Y. (eds) Euro-Par'96 Parallel Processing. Euro-Par 1996. Lecture Notes in Computer Science, vol 1124. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0024707
Download citation
DOI: https://doi.org/10.1007/BFb0024707
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61627-6
Online ISBN: 978-3-540-70636-6
eBook Packages: Springer Book Archive