Abstract
Research into automatic extraction of instruction-level parallelism and data parallelism from sequential languages by compilers has been going on for many years. However, task parallelism has been almost unexploited by parallelizing compilers. It has been shown that coarse-grain task parallelism is a useful additional resource of parallelism for multiprocessors, but the simple and restricted execution models of the automatic compilers have resulted into poor performance figures. This paper presents experimental results used to evaluate the available coarse-grain (procedure based) task parallelism in a set of C benchmarks assuming different machine models, ranging from very basic to extreme complex. The experiments show reasonable potential for machines which support both fast data communication and complex control synchronization.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
B. Ramakrishna Rau and Joseph A. Fisher. Instruction-level parallel processing: History, overview and perspective. The journal of Supercomputing, pages 9–50, May 1993.
Ken Kennedy. Compiler technology for machine-independent parallel programming. International Journal of Parallel Programming, 22(1):79–98, 1994.
M.S. Lam and R.R Wilson. Limits of control flow on parallelism. In Proceedings 19th Annual International Symposium on Computer Architecture, pages 46–57, 1992.
Augustus K. Uht and Vijay Sindagi. Disjoint eager execution: An optimal form of speculative execution. In Proc. of the 28th Annual International Symposium on Microarchitecture, December 1995.
V. Sarkar. PTRAN — the IBM parallel translation system. In B. K. Szymanski, editor, Parallel Functional Languages and Compilers, pages 309–392. Addison-Wesley, Reading, MA, 1991.
Milind Girkar and Constantine D. Polychronopoulos. The hierarchical task graph as a universal intermediate representati on. International Journal of Parallel Programming, 22(5):519–551, 1994.
Pradeep K. Dubey, Kevin O'Brien, Kathryn O'Brien, and Charles Barton. Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grained multithreading. In International Conference on Parallel Architectures and Compilation Techniques, pages 109–121, 1995.
Carl Josef Beckmann. Hardware and Software for Functional and Fine Grain Parallellism. PhD thesis, University of Illinois at Urbana-Champaign, Centre of Supercompter Research and Development, 1994.
Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 414–425, 1995.
Walid A. Najjar, Lucas Roh, and A. P. Wim Bohm. An evaluation of medium-grain dataflow code. International Journal of Parallel Programming, 22(3):209–242, 1994.
H. Corporaal. Transport Triggered Architectures: Design and Evaluation. PhD thesis, Delft University of Technology, Department of Electrical Engineering, 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hordijk, J., Corporaal, H. (1997). The potential of exploiting coarse-grain task parallelism from sequential programs. In: Hertzberger, B., Sloot, P. (eds) High-Performance Computing and Networking. HPCN-Europe 1997. Lecture Notes in Computer Science, vol 1225. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0031638
Download citation
DOI: https://doi.org/10.1007/BFb0031638
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-62898-9
Online ISBN: 978-3-540-69041-2
eBook Packages: Springer Book Archive