Abstract
Behavioral specifications in VHDL contain multiple communicating processes. Register level designs synthesized from these specifications contain a data path represented as a netlist and a controller consisting of multiple communicating synchronous finite state machines. These finite state machines together implement the control flow specified in and implied by the behavioral specification in VHDL. This paper describes a systematic approach to identifying the control flow properties critical to the proper functioning of designs synthesized from VHDL. These properties are then formulated as specifications in Computational Tree Logic (CTL) while presenting a controller model for high-level synthesis. These specifications form a necessary set that must be satisfied by any correct synthesized design. A high-level synthesis system, as a byproduct of creating RTL designs, can automatically generate these CTL specifications.
This work was partially supported by ARPA and monitored by the FBI under contract number J-FBI-93-116.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
Naren Narasimhan and Ranga Vemuri. “Synchronous Controller Models for Synthesis from Communicating VHDL Processes”. In Ninth International Conference on VLSI Design, pages 198–204, Bangalore, India, January 1996.
IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993.
Ranga Vemuri et al. “Experiences in Functional Validation of a High Level Synthesis System”. In 30th ACM/IEEE Design Automation Conference, pages 194–201, 1993.
Aarti Gupta. “Formal Hardware Verification Methods: A Survey”. Formal Methods in System Design, 1:151–238, 1992.
Warren A. Hunt, Jr., Bishop C. Brock. “The DUAL-EVAL Hardware Description Language and its use in the Formal Specification and Verification of the FM9001 Microprocessor. In CHDL, pages 637–642, Makuhari, Japan, September 1995.
Mandayam K. Srivas and Steven P. Miller. “Applying Formal Verification to a Commercial Microprocessor”. In CHDL'95, pages 493–502, Makuhari, Japan, 1995.
Tareq Altakrouri. “Verification of a Synthesized Design using the Boyer-Moore Theorem Prover”. Master's thesis, ECECS Dept., University of Cincinnati, January 1995.
William Bradley and Ranga Vemuri. “Transformations to improve Functional Verification of Synthesized Systems”. In Eighth International Conference on VLSI Design, New Delhi, India, January 1995.
K.L. McMillan. “The SMV system DRAFT”, February 1992.
D. Verkest, L. Claesen, H. De Man. “On the use of the Boyer-Moore theorem prover for correctness proofs of parameterized hardware modules”, pages 99–115. Formal VLSI Specfication and Synthesis. Elsevier Science Publishers B.V. (North-Holland), 1990.
Jay Roy, Nand Kumar, Rajiv Dutta and Ranga Vemuri. “DSS: A Distributed High-Level Synthesis System”. In IEEE Design and Test of Computers, June 1992.
Saurin B. Shroff. “Introduction to Formal Verification of VHDL Designs”. In VIUF, Spring 1996.
D. Hemmendinger and J. Van Tassel. “Toward formal Verification of VHDL Specifications”. In L. Claesen [24], pages 261–270.
P. Narendran and J. Stillman. “Hardware Verification in the Interactive VHDL Workstation”. In G. Birtwistle and P. A. Subrahmanyam [18], pages 235–256.
D. Borrione, L. Pierre, and A. Salem. “Prevail: A Proof Environment for VHDL Descriptions”. In Workshop on Correct Hardware Design Methodologies, Italy, June 1991.
D. Borrione, L. Pierre, and A. Salem. “Formal Verification of VHDL Descriptions in Boyer-Moore: First Results”. In First European Conf. on VHDL, France, September 1990.
D. Jamsek and M. Bickford. “Formal Verification of VHDL Models”. Technical Report RL-TR-94-3, Rome Laboratory, March 1994.
G. Birtwistle and P. A. Subrahmanyam, editor. “VLSI Specification, Verification, and Synthesis”. Kluwer Academic Publishers, 1988.
D. Gajski. “A VHDL Subset for Synthesis”. In VHDL Users Group Meeting, October 1988.
D.D. Gajski, N.D. Dutt, A.C. Wu and S.Y. Lin. “High-Level Synthesis, Introduction to Chip and System Design”. Kluwer Academic Publishers, 1992.
G. De Micheli. “Synthesis and Optimization of Digital Circuits”. McGraw-Hill, 1994.
R. Camposano and W. Wolf. “High-Level VLSI Synthesis”. Kluwer Academic Publishers, 1991.
E.M. Clarke, E.A. Emerson and A.P. Sistla. “Automatic Verification of Finite-State Concurrent Systems using Temporal Logic Specifications”. In ACM Trans. Prog. Lang. Syst., volume 8(2), pages 244–263, 1986.
L. Claesen, editor. “Applied Formal Methods for Correct VLSI Design”. Proceedings of the IMEC-IFIP International Workshop, November 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Narasimhan, N., Vemuri, R. (1996). Specification of control flow properties for verification of synthesized VHDL designs. In: Srivas, M., Camilleri, A. (eds) Formal Methods in Computer-Aided Design. FMCAD 1996. Lecture Notes in Computer Science, vol 1166. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0031819
Download citation
DOI: https://doi.org/10.1007/BFb0031819
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61937-6
Online ISBN: 978-3-540-49567-3
eBook Packages: Springer Book Archive