Skip to main content
SpringerLink
Log in
Book cover

International Work-Conference on Artificial Neural Networks

IWANN 1997: Biological and Artificial Computation: From Neuroscience to Technology pp 688–713Cite as

Digital connectionist hardware: Current problems and future challenges

  • Neural Nets Simulation, Emulation and Implementation
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1240))

Abstract

This paper reviews some representative digital systems for neural computation which have been described in the scientific literature and, in some cases, marketed. The descriptions of these systems are arranged somehow chronologically to show the basic trends of hardware for artificial neural networks. With the help of these examples, some parameters for a taxonomy are outlined and used to contrast the diverse features of the described systems. Comparisons also require the evaluation of performances, and some problems typical of this task are discussed. A concluding section attempts a synthesis of the problems so far encountered by digital connectionist hardware in becoming practical and attractive. The future challenges of the domain are tentatively identified.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. K. Asanović and N. Morgan. Experimental determination of precision requirements for back-propagation training of artificial neural networks. In Proceedings of the Second International Conference on Microelectronics for Neural Networks, pages 9–15, Munich, 1991.

    Google Scholar 

  2. N. Brüls. Programmable VLSI array processor for neural networks and matrix-based signal processing — User description. Technical report, Siemens AG, Corporate Research and Development Division, Munich, Oct. 1993. Version 1.3.

    Google Scholar 

  3. T. G. Clarkson, D. Gorse, J. G. Taylor, and C. K. Ng. Learning probabilistic RAM nets using VLSI structures. IEEE Transactions on Computers, C-41(12):1552–61, Dec. 1992.

    Google Scholar 

  4. J. Cloutier and P. Y. Simard. Hardware implementation of the backpropagation without multiplication. In Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pages 46–55, Turin, Sept. 1994.

    Google Scholar 

  5. T. Cornu and P. Ienne. Performance of digital neuro-computers. In Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pages 87–93, Turin, Sept. 1994.

    Google Scholar 

  6. M. Duranton. L-Neuro 2.3: A VLSI for image processing by neural networks. In Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pages 157–60, Lausanne, Feb. 1996.

    Google Scholar 

  7. Y. I. Pet. Vertical processing systems: A survey. IEEE Micro, M-15(1):65–75, Feb. 1995.

    Google Scholar 

  8. M. Fujita, Y. Kobayashi, K. Shiozawa, T. Takahashi, F. Mizuno, H. Hayakawa, M. Kato, S. Mori, T. Kase, and M. Yamada. Development and fabrication of digital neural network WSIs. IEICE Transactions on Electronics, E76-C(7): 1182–90, July 1993.

    Google Scholar 

  9. M. Glesner and W. Pöchmüller. An Overview of Neural Networks in VLSI. Chapman & Hall, London, 1994.

    Google Scholar 

  10. M. A. Glover and W. T. Miller, III. A massively-parallel SIMD processor for neural network and machine vision applications. In J. D. Cowan, G. Tesauro, and J. Alspector, editors, Advances in Neural Information Processing Systems, volume 6, pages 843–49, San Mateo, Calif., 1994. Morgan Kaufmann.

    Google Scholar 

  11. M. Griffin, G. Tahara, K. Knorpp, and B. Riley. An 11-million transistor neural network execution engine. In IEEE International Conference on Solid-State Circuits, pages 180–81, 1991.

    Google Scholar 

  12. D. Hammerstrom. A highly parallel digital architecture for neural network emulation. In J. G. Delgado-Frias and W. R. Moore, editors, VLSI for Artificial Intelligence and Neural Networks, chapter 5.1, pages 357–66. Plenum Press, New York, 1991.

    Google Scholar 

  13. J. N. H. Heemskerk. Neurocomputers for Brain-Style Processing. Design, Implementation and Application. PhD thesis, Leiden University, Leiden, The Netherlands, 1995. Draft of Chapter 3 available at URL ftp://ftp.dcs.shef.ac.uk/home/janh/neurhard.ps.gz

    Google Scholar 

  14. J. L. Holt and J.-N. Hwang. Finite precision error analysis of neural network hardware implementations. IEEE Transactions on Computers, C-42(3):281–90, Mar. 1993.

    Google Scholar 

  15. IBM. ZISC036 Data Book (Preliminary), Nov. 1994. Version 2.1.

    Google Scholar 

  16. P. Ienne, T. Cornu, and G. Kuhn. Special-purpose digital hardware for neural networks: An architectural survey. Journal of VLSI Signal Processing, 13(1):5–25, 1996.

    Google Scholar 

  17. P. Ienne, P. Thiran, and N. Vassilas. Modified self-organizing feature map algorithms for efficient digital hardware implementation. IEEE Transactions on Neural Networks, NN-8(2), Mar. 1997. To appear.

    Google Scholar 

  18. P. Ienne and M. A. Viredaz. GENES IV: A bit-serial processing element for a multi-model neural-network accelerator. Journal of VLSI Signal Processing, 9(3):257–73, Apr. 1995.

    Google Scholar 

  19. P. Ienne Lopez. Programmable VLSI Systolic Processors for Neural Network and Matrix Computations. Ph.D. thesis no. 1525, École Polytechnique Fédérale de Lausanne, Lausanne, 1996.

    Google Scholar 

  20. E. M. Johansson, F. U. Dowla, and D. M. Goodman. Backpropagation learning for multilayer feed-forward neural networks using the conjugate gradient method. International Journal of Neural Systems, 2(4):291–301, 1992.

    Google Scholar 

  21. K. Köllmann, K.-R. Riemschneider, and H. C. Zeidler. On-chip backpropagation training using parallel stochastic bit streams. In Proceedings of the Fifth International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pages 149–56, Lausanne, Feb. 1996.

    Google Scholar 

  22. Y. Kondo and Y. Sawada. Functional abilities of a stochastic logic neural network. IEEE Transactions on Neural Networks, NN-3(3):434–43, May 1992.

    Google Scholar 

  23. A. König. Survey and current status of neural network hardware. In F. Fogelman-Soulie and P. Gallinari, editors, Proceedings of the International Conference on Artificial Neural Networks, pages 391–410, Paris, Oct. 1995.

    Google Scholar 

  24. C. S. Lindsey and T. Lindblad. Review of hardware neural networks: A user's perspective. In Proceedings of the Third Workshop on Neural Networks: From Biology to High Energy Physics, Isola d'Elba, Italy, Sept. 1993.

    Google Scholar 

  25. M. Marchesi, G. Orlandi, and F. Piazza. Fast neural networks without multipliers. IEEE Transactions on Neural Networks, NN-4(1):53–62, Jan. 1993.

    Google Scholar 

  26. N. Mauduit, M. Duranton, J. Gobert, and J.-A. Sirat. Lneuro 1.0: A piece of hardware LEGO for building neural network systems. IEEE Transactions on Neural Networks, NN-3(3):414–22, May 1992.

    Google Scholar 

  27. H. McCartor. Back propagation implementation on the Adaptive Solutions neurocomputer chip. In D. S. Touretzky, editor, Advances in Neural Information Processing Systems, volume 3, San Mateo, Calif., 1991. Morgan Kaufmann.

    Google Scholar 

  28. R. W. Means and L. Lisenbee. Floating-point SIMD neurocomputer array processor. In K. W. Prztula and V. K. Prasanna, editors, Parallel Implementations of Neural Networks. Prentice Hall, New York, 1993.

    Google Scholar 

  29. N. Morgan, J. Beck, P. Kohn, J. Bilmes, E. Allman, and J. Beer. The Ring Array Processor: A multiprocessing peripheral for connectionist applications. Journal of Parallel and Distributed Computing, 14(3):248–59, Mar. 1992.

    Google Scholar 

  30. U. A. Müller, A. Gunzinger, and W. Guggenbühl. Fast neural net simulation with a DSP processor array. IEEE Transactions on Neural Networks, NN-6(1):203–13, Jan. 1995.

    Google Scholar 

  31. G. Myklebust and J. G. Solheim. Parallel self-organizing maps for actual applications. In Proceedings of the IEEE International Conference on Neural Networks, Perth, 1995.

    Google Scholar 

  32. S. Oteki, A. Hashimoto, T. Furuta, T. Watanabe, D. G. Stork, and H. Eguchi. A digital neural network VLSI with on-chip learning using stochastic pulse encoding. In Proceedings of the International Joint Conference on Neural Networks, volume III, pages 3039–45, Nagoya, Japan, Oct. 1993.

    Google Scholar 

  33. C. Park, K. Buckmann, J. Diamond, U. Santoni, S.-C. The, M. Holler, M. Glier, C. L. Scofield, and L. Nunez. A radial basis function neural network with on-chip learning. In Proceedings of the International Joint Conference on Neural Networks, volume III, pages 3035–38, Nagoya, Japan, Oct. 1993.

    Google Scholar 

  34. L. Prechelt. PROBEN1 — A set of neural network benchmark problems and benchmarking rules. Technical Report 21/94, Universität Karlsruhe, Sept. 1994.

    Google Scholar 

  35. U. Ramacher. SYNAPSE — A neurocomputer that synthesizes neural algorithms on a parallel systolic engine. Journal of Parallel and Distributed Computing, 14(3):306–18, Mar. 1992.

    Google Scholar 

  36. Y. Sato, K. Shibata, M. Asai, M. Ohki, M. Sugie, T. Sakaguchi, M. Hashimoto, and Y. Kuwabara. Development of a high-performance general purpose neuro-computer composed of 512 digital neurons. In Proceedings of the International Joint Conference on Neural Networks, volume II, pages 1967–70, Nagoya, Japan, Oct. 1993.

    Google Scholar 

  37. T. J. Sejnowski and C. R. Rosenberg. Parallel networks that learn to pronounce english text. Complex Systems, 1:145–68, 1987.

    Google Scholar 

  38. L. Spaanenburg, B. Hoefflinger, S. Neusser, J. A. G. Nijhuis, and A. Siggelkow. A multiplier-less digital neural network. In Proceedings of the Second International Conference on Microelectronics for Neural Networks, pages 281–89, Munich, 1991.

    Google Scholar 

  39. J. Taylor. VML specification. Deliverable of the Esprit GALATEA project, University College of London, London, 1991.

    Google Scholar 

  40. J. B. Theeten, M. Duranton, N. Mauduit, and J. A. Sirat. The Lneuro chip: A digital VLSI with on-chip learning mechanism. In International Neural Networks Conference, pages 593–96, 1990.

    Google Scholar 

  41. P. Thiran, V. Peiris, P. Heim, and B. Hochet. Quantization effects in digitally behaving circuit implementations of Kohonen networks. IEEE Transactions on Neural Networks, NN-5(3):450–58, May 1994.

    Google Scholar 

  42. M. Viredaz. Design and Analysis of a Systolic Array for Neural Computation. Ph.D. thesis no. 1264, École Polytechnique Fédérale de Lausanne, Lausanne, 1994.

    Google Scholar 

  43. J. Wawrzynek, K. Asanović, B. Kingsbury, J. Beck, D. Johnson, and N. Morgan. SPERT-II: A vector microprocessor system. Computer, 29(3):79–86, Mar. 1996.

    Google Scholar 

  44. M. Yasunaga, N. Masuda, M. Yagyu, M. Asai, K. Shibata, M. Ooyama, M. Yamada, T. Sakaguchi, and M. Hashimoto. A self-learning neural network composed of 1152 digital neurons in wafer-scale LSIs. In Proceedings of the International Joint Conference on Neural Networks, pages 1844–49, Seattle, Wash., July 1991.

    Google Scholar 

  45. M. Yasunaga, N. Masuda, M. Yagyu, M. Asai, M. Yamada, and A. Masaki. Design, fabrication and evaluation of a 5-inch wafer scale neural network LSI composed of 576 digital neurons. In Proceedings of the International Joint Conference on Neural Networks, volume II, pages 527–36, San Diego, Calif., June 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Siemens HL LIB GC, Postfach 80 17 09, D-81617, München

    Paolo Ienne

Authors
  1. Paolo Ienne
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

José Mira Roberto Moreno-Díaz Joan Cabestany

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ienne, P. (1997). Digital connectionist hardware: Current problems and future challenges. In: Mira, J., Moreno-Díaz, R., Cabestany, J. (eds) Biological and Artificial Computation: From Neuroscience to Technology. IWANN 1997. Lecture Notes in Computer Science, vol 1240. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0032529

Download citation

  • DOI: https://doi.org/10.1007/BFb0032529

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63047-0

  • Online ISBN: 978-3-540-69074-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation