Skip to main content

High-level versus low-level DO-loop parallelization: Results for one testcase of a multi-block solver on a shared memory parallel vector computer

  • 5. Posters
  • Conference paper
  • First Online:
Book cover High-Performance Computing and Networking (HPCN-Europe 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1401))

Included in the following conference series:

  • 249 Accesses

Abstract

Within the NICE project, supported by the Dutch Foundation HPCN, the multi-block solver for Navier-Stokes equations ENSOLV is being parallelized. Results of the block-loop parallelization of ENSOLV on a 16 processor NEC SX-4, a shared memory parallel vector computer, are presented and compared to those of low-level DO-loop parallelization implemented earlier. The conclusion is that the block loop parallelization gives better speed-up, requires more memory, and gives overall less execution costs.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

References

  1. A. Kassies, M. Amato, J.C. Kok and S. Bosse, Software Design of ENSOLV, A flow solver for 3D Euler/Navier-Stokes Equations in arbitrary multi-block domains, NLR Contract Report CR 93190 L, 1993.

    Google Scholar 

  2. A.R. Sukul, Predesign of ENSOLV Parallelization on the NEC SX-4, NLR Technical Report TR 96726 L, 1996.

    Google Scholar 

  3. M. Laban, Parallelized ENSOLV User Requirements, NLR Technical Report TR 96353 L, 1996.

    Google Scholar 

  4. P. Wijnandts and M.E.S. Vogels, Coarse-grain parallelization of ENSOLV on the NEC SX-4, NLR Technical Report TR 98050 L, 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Peter Sloot Marian Bubak Bob Hertzberger

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wijnandts, P., Vogels, M.E.S. (1998). High-level versus low-level DO-loop parallelization: Results for one testcase of a multi-block solver on a shared memory parallel vector computer. In: Sloot, P., Bubak, M., Hertzberger, B. (eds) High-Performance Computing and Networking. HPCN-Europe 1998. Lecture Notes in Computer Science, vol 1401. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0037216

Download citation

  • DOI: https://doi.org/10.1007/BFb0037216

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64443-9

  • Online ISBN: 978-3-540-69783-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics