Skip to main content

Regular structures and testing: RCC-adders

Extended abstract

  • VLSI Testing And Derivation
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 319))

Abstract

We confine ourselves to one of the basic problems of testing, the test pattern generation problem for combinational circuits, and study the relation between structural properties and test complexity.

Here, this relation is looked at in detail for Recursive Carry Computation adders. The class of RCC-adders has been introduced in [BeKo] and contains a wide range of different adder realizations (e.g., optimal time adders such as the carry look-ahead adder of [BrKu] and the conditional carry adder of [BeKo]). We show that symbolic computation can be used to define this class and at the same time offers a uniform test approach which can be applied at an early stage of the design process. The class of RCC-adders itself splits into several subclasses which are specified by structural properties of the overall computation scheme and functional properties of the basic cells. Optimal complete test sets with respect to two commonly used fault models, the single stuck-at fault model and the single cellular fault model, are developed for these RCC-subclasses. The cardinality of the test sets depends on the choice of the fault model and on structural properties of the RCC-subclass.

To summarize our results, we finally obtain two tables with upper and lower bounds characterizing the test complexity of classes of RCC-adders. The upper bounds are obtained by the effective construction of complete test sets. The cardinality of these sets varies between a logarithmic or linear number of patterns for an n-bit RCC-adder.

This work was supported by DFG, SFB 124, TP B1, VLSI Entwurfsmethoden und Parallelität, and by BMFT Grant 413-5839-ITS8501A7, Kooperationsprojekt TESUS der Firmen Nixdorf und Siemens

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M.S. Abadir, H.K. Reghbati: ‘Functional Testing of Semiconductor Random Access Memories', Computing Surveys 15, 1983, pp. 175–198

    Article  Google Scholar 

  2. J.A. Abraham, D.D. Gajski: ‘Design of Testable Structures Defined by Simple Loops', IEEE Tr. C-30, 1981, pp. 875–883

    Google Scholar 

  3. B. Becker: ‘An Easily Testable Optimal-Time VLSI Multiplier', ACTA INF. 24, 1987, pp. 363–380

    Article  MATH  Google Scholar 

  4. B.Becker: ‘Efficient Testing of Optimal Time Adders', Proc. MFCS 86, Bratislava, LNCS 233, pp. 218–229

    Google Scholar 

  5. B.Becker, R.Kolla: ‘On the Construction of Optimal Time Adders', Proc. 5th STACS 88, Bordeaux, LNCS 294, pp. 18–28

    Google Scholar 

  6. B. Becker, H. Soukup: ‘CMOS Stuck-Open Self-Test for an Optimal-Time VLSI-Multiplier', The Euromicro J., Microproc. and Microprog. 20, 1987 pp. 153–157

    Article  Google Scholar 

  7. B.Becker, U.Sparmann: ‘A Uniform Test Approach for RCC-Adders', T.R., 8/1987, SFB 124, Saarbrücken 1987

    Google Scholar 

  8. R.P. Brent, H.T. Kung: ‘A Regular Layout for Parallel Adders', IEEE Tr. C-31, 1982, pp. 260–264

    MathSciNet  Google Scholar 

  9. M.A. Breuer, Ed.: ‘Diagnosis and Reliable Design of Digital Systems', Woodland Hills, CA: Computer Science Press, 1976

    Google Scholar 

  10. W. Daehn, J. Mucha: ‘A Hardware Approach to Self-Testing of large PLA's', IEEE Tr. CAS-28, 1981, p. 1033

    Google Scholar 

  11. E.B. Eichelberger, T.W. Williams: ‘A Logic Design Structure for LSI Testability', J. Design Autom. Fault-Tolerant Comput. 2, 1978, pp. 165–178

    Google Scholar 

  12. J.Ferguson, J.P.Shen: ‘The Design of Two Easily-Testable VLSI Array Multipliers', Proc. 6th Symp. on Comp. Arith., 1983, Aarhus, pp. 2–9

    Google Scholar 

  13. A.D. Friedman: ‘Easily Testable Iterative Systems', IEEE Tr C-22, 1973, pp. 1061–1064

    Google Scholar 

  14. G.Hotz: ‘Zur Reduktionstheorie der booleschen Algebra', Colloquium über Schaltkreis-und Schaltwerk-Theorie, (1960) Herausgeber: Unger H., Peschel E., Birkhäuser Verlag 1961

    Google Scholar 

  15. W.H.Kautz: ‘Testing for Faults in Cellular Logic Arrays', Proc. of 8th Symp. on Switch. Autom. Th., 1967, pp. 161–174

    Google Scholar 

  16. B.Koenemann, J.Mucha, G.Zwiehoff: ‘Built-In Logic Block Observation Technique', Proc. IEEE Test Conf., 1979, pp. 37–41

    Google Scholar 

  17. R.E.Ladner, M.J.Fischer: ‘Parallel Prefix Computation', Proc. of Intern. Conf. on Par. Proc., 1977, pp. 213–223

    Google Scholar 

  18. B. Milne: ‘Testability, 1985 Technology Forecast', Electronic Design, January 10, 1985, pp. 143–166

    Google Scholar 

  19. R.K.Montoye, J.A.Abraham: ‘Built-in Tests for Abitrarily Structured VLSI Carry Look-Ahead Adders', IFIP 1983, pp. 361–371

    Google Scholar 

  20. J. Sklansky: ‘Conditional-sum Addition Logic', IRE-EC 9, 1960, pp. 226–231

    MathSciNet  Google Scholar 

  21. J.E. Smith: ‘Detection of Faults in PLA's', IEEE Tr. C-28, 1979, p. 845

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

John H. Reif

Rights and permissions

Reprints and permissions

Copyright information

© 1988 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Becker, B., Sparmann, U. (1988). Regular structures and testing: RCC-adders. In: Reif, J.H. (eds) VLSI Algorithms and Architectures. AWOC 1988. Lecture Notes in Computer Science, vol 319. Springer, New York, NY. https://doi.org/10.1007/BFb0040396

Download citation

  • DOI: https://doi.org/10.1007/BFb0040396

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-0-387-96818-6

  • Online ISBN: 978-0-387-34770-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics