

Reiner W. Hartenstein Andres Keevallik (Eds.)

Field-Programmable Logic and Applications

From FPGAs to Computing Paradigm

8th International Workshop, FPL '98

Tallinn, Estonia, August 31 – September 3, 1998

Proceedings



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany
Juris Hartmanis, Cornell University, NY, USA
Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Reiner W. Hartenstein
University of Kaiserslautern, Computer Science Department
PO Box 3049, D-67653 Kaiserslautern, Germany
E-mail: hartenst@rhrk.uni-kl.de

Andres Keevallik
Tallinn Technical University
Raja 15, Tallinn EE-0026, Estonia
E-mail: akeev@cc.ttu.ee

Cataloging-in-Publication data applied for

Die Deutsche Bibliothek - CIP-Einheitsaufnahme

**Field programmable logic and applications : from FPGAs to computing paradigm ;
8th international workshop ; proceedings / FPL '98, Tallinn, Estonia, August
31 - September 3, 1998. Reiner W. Hartenstein ; Andres Keevallik (ed.). -
Berlin ; Heidelberg ; New York ; Barcelona ; Budapest ; Hong Kong ; London ;
Milan ; Paris ; Singapore ; Tokyo : Springer, 1998
(Lecture notes in computer science ; Vol. 1482)
ISBN 3-540-64948-4**

CR Subject Classification (1991): B.6-7, J.6

ISSN 0302-9743

ISBN 3-540-64948-4 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1998
Printed in Germany

Typesetting: Camera-ready by author
SPIN 10638774 06/3142 - 5 4 3 2 1 0 Printed on acid-free paper

Preface

This book features papers first presented at the 8th International Workshop on Field-Programmable Logic and Applications (FPL'98), held in Tallinn, Estonia, August 31 to September 3, 1998.

The FPL'98 workshop was organized by the Tallinn Technical University and the University of Kaiserslautern, in co-operation with the University of Oxford, as a continuation of seven already held workshops in Oxford (1991, 1993, and 1995), in Vienna, Austria (1992), in Prague, Czech Republic (1994), in Darmstadt, Germany (1996), and in London, UK (1997).

Field-programmable logic is no longer merely a niche technology being limited to logic synthesis mainly. An increasing number of papers go toward coarse grain field-programmable platforms. More and more authors view this area as an emerging new computing paradigm. In the future the universities should teach both, procedural programming and structural programming (programming in space vs. programming in time).

The growing importance of field-programmable devices is demonstrated by the wide variety of applications described in the submitted papers for FPL'98. This time, we had 86 submissions, the second largest number in the history of FPL workshops (also see http://xputers.informatik.uni-kl.de/FPL/index_fpl.html). The highest number of submissions was received for FPL'94 in Prague, Czech Republic: 116 submissions (Springer LNCS Vol. 849, also see <http://link.springer.de/series/lncs/>).

The list below shows the distribution of origins of the papers submitted to FPL'98 (some papers were written by an international team):

Australia	2	Latvia	1
Belarus	1	Philippines	1
Belgium	1	Portugal	1
CzechRepublik	1	Russia	1
Estonia	1	Slovenia	1
Finland	2	Spain	4
France	4	Switzerland	1
Germany	20	Tunisie	1
HongKong	2	USA	14
Hungary	3	United Kingdom	17
Israel	1	Yugoslavia	1
Japan	5		

The FPL'98 Technical Program offers an exciting collection of regular presentations and posters covering a wide range of topics. From the 86 submitted papers the very best 39 regular papers and 30 high quality posters were selected. All selected papers are included in this book.

We would like to thank the reviewers and the members of the Technical Program Committee for reviewing the papers submitted to the workshop. Our thanks go also to the keynote speaker and to the authors who wrote the final papers for this issue.

We also gratefully acknowledge all the work done at Springer-Verlag in publishing this book.

June 1998

Reiner W. Hartenstein, Program Chair
Andres Keewallik, General Chair

Program Committee

Peter Athanas, Virginia Tech, USA
 Samary Baranov, Ben Gurion U. Negev, Israel
 Stephen Brown, U. of Toronto, CA
 Klaus Buchenrieder, Siemens AG, FRG
 Steven Casselman, VCC, USA
 Bernard Courtois, INPG, Grenoble, France
 Carl Ebeling, U. of Washington, USA
 Norbert Fristacky, Slovak Technical U., SK
 Manfred Glesner, TH Darmstadt, FRG
 John Gray, Xilinx, UK
 Herbert Grünbacher, Vienna U., Austria
 Reiner Hartenstein, U. of Kaiserslautern, FRG
 Brad Hutchings, Brigham Young U., UAS
 Udo Kebschull, U. of Tübingen, FRG
 Andres Keevallik, Tallinn Technical U., Estonia
 Wayne Luk, Imperial College, UK
 Patrick Lysaght, U. of Strathclyde, Scotland
 Toshiaki Miyazaki, NTT Laboratories, Japan
 Will Moore, Oxford U., UK
 Wolfgang Nebel, U. of Oldenburg, FRG
 Paolo Prinetto, Politecnico di Torino, Italy
 Jonathan Rose, U. of Toronto, Canada
 Zoran Salcic, U. of Auckland, New Zealand
 Michal Servit †, Czech T.U., Czech Republic
 Marc Shand, Digital Systems Research Center, USA
 Stephen Smith, Altera, USA
 Steve Trimberger, Xilinx, USA

Organizing Committee

Andres Keevallik, Tallinn Technical University, Estonia, General Chairman
 Reiner Hartenstein, University of Kaiserslautern, Germany, Program Chairman

Table of Contents

Design Methods

New CAD Framework Extends Simulation of Dynamically Reconfigurable Logic	1
<i>Robinson, D.; McGregor, G.; Lysaght, P.</i>	

Pebble: A Language for Parametrised and Reconfigurable Hardware Design	9
<i>Luk, W.; McKeever, S.</i>	

Integrated Development Environment for Logic Synthesis Based on Dynamically Reconfigurable FPGAs	19
<i>Sklyarov, V.; Sal Monteiro, R.; Lau, N.; Melo, A.; Oliveira, A.; Kondratjuk, K.</i>	

Designing for Xilinx XC6200 FPGAs	29
<i>Hartenstein, R.W.; Herz, M.; Gilbert, F.</i>	

General Aspects

Perspectives of Reconfigurable Computing in Research, Industry and Education	39
<i>Becker, J.; Kirschbaum, A.; Renner, F.-M.; Glesner, M.</i>	

Field-Programmable Logic: Catalyst for New Computing Paradigms	49
<i>Brebner, G.</i>	

Run-Time Management of Dynamically Reconfigurable Designs	59
<i>Shirazi, N.; Luk, W.; Cheung, P.Y.K.</i>	

Acceleration of Satisfiability Algorithms by Reconfigurable Hardware	69
<i>Platzner, M.; De Micheli, G.</i>	

Prototyping / Simulation

An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping	79
<i>Stohmann, J.; Harbich, K.; Olbrich, M.; Barke, E.</i>	

A Knowledge-Based System for Prototyping on FPGAs	89
<i>Krupnova, H.; Dinh, V.D.; Saucier, G.</i>	

JVX - A Rapid Prototyping System Based on Java and FPGAs	99
<i>Macketanz, R.; Karl, W.</i>	

Prototyping New ILP Architectures Using FPGAs	109
<i>Shetler, J.; Hemme, B.; Yang, C.; Hinsz, C.</i>	

Development Methods

CAD System for ASM and FSM Synthesis	119
<i>Baranov, S.</i>	

Fast Floorplanning for FPGAs	129
<i>Emmert, J.M.; Randhar, A.; Bhatia, D.</i>	

SRAM-Based FPGAs: A Fault Model for the Configurable Logic Modules	139
<i>Renovell, M.; Portal, J.M.; Figueras, J.; Zorian, Y.</i>	

Reconfigurable Hardware as Shared Resource in Multipurpose Computers	149
<i>Haug, G.; Rosenstiel, W.</i>	

Accelerators

Reconfigurable Computer Array: The Bridge between High Speed Sensors and Low Speed Computing	159
<i>Robinson, S.H.; Caffrey, M.P.; Dunham, M.E.</i>	

A Reconfigurable Engine for Real-Time Video Processing	169
<i>Luk, W.; Andreou, P.; Derbyshire, A.; Dupont-De-Dinechin, F.; Rice, J.; Shirazi, N.; Siganos, D.</i>	

An FPGA Implementation of a Magnetic Bearing Controller for Mechatronic Applications	179
<i>Renner, F.-M.; Becker, J.; Glesner, M.</i>	

System Architectures

Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators	189
<i>Hartenstein, R.W.; Herz, M.; Hoffmann, T.; Nageldinger, U.</i>	

Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry	199
<i>Donlin, A.</i>	

REACT: Reactive Environment for Runtime Reconfiguration	209
<i>Bhatia, D.; Kannan, P.; Simha, K.S.; GajjalaPurna, K.M.</i>	

Applications (1)

Evaluation of the XC6200-series Architecture for Cryptographic Applications	218
<i>Charlwood, S.; James-Roxby, P.</i>	

An FPGA Based Object Recognition Machine	228
<i>Zakerolhosseini, A.; Lee, P.; Horne, E.</i>	

PCI-SCI Protocol Translations: Applying Microprogramming Concepts to FPGAs	238
<i>Acher, G.; Karl, W.; Leberecht, M.</i>	

Instruction-Level Parallelism for Reconfigurable Computing	248
<i>Callahan, T.J.; Wawrzynek, J.</i>	

Hardware/Software Codesign

A Hardware/Software Co-design Environment for Reconfigurable Logic Systems	258
<i>McGregor, G.; Robinson, D.; Lysaght, P.</i>	

Mapping Loops onto Reconfigurable Architectures	268
<i>Bondalapati, K.; Prasanna, V.K.</i>	

Speed Optimization of the ALR Circuit Using an FPGA with Embedded RAM: A Design Experience	278
<i>Asaad, S.; Warren, K.</i>	

System Development

High-Level Synthesis for Dynamically Reconfigurable Hardware/Software Systems	288
<i>Kress, R.; Pyttel, A.</i>	

Dynamic Specialisation of XC6200 FPGAs by Partial Evaluation	298
<i>McKay, N.; Singh, S.</i>	

WebScope: A Circuit Debug Tool	308
<i>Guccione, S.A.</i>	

Algorithms on FPGAs

Computing Goldbach Partitions Using Pseudo-random Bit Generator Operators on a FPGA Systolic Array	316
<i>Lavenier, D.; Saouter, Y.</i>	

Solving Boolean Satisfiability with Dynamic Hardware Configurations	326
<i>Zhong, P.; Martonosi, M.; Ashar, P.; Malik, S.</i>	

Modular Exponent Realization on FPGAs	336
<i>Pöldre, J.; Tammemäe, K.; Mandre, M.</i>	

Cost Effective 2x2 Inner Product Processors	348
<i>Fehér, B.; Szedő, G.</i>	

Applications (2)

A Field-Programmable Gate-Array System for Evolutionary Computation	356
<i>Maruyama, T.; Funatsu, T.; Hoshino, T.</i>	

A Transmutable Telecom System	366
<i>Miyazaki, T.; Shirakawa, K.; Katayama, M.; Murooka, T.; Takahara, A.</i>	

Tutorial

A Survey of Reconfigurable Computing Architectures	376
<i>Radunović, B.; Milutinović, V.</i>	

Miscellaneous

A Novel Field Programmable Gate Array Architecture for High Speed Arithmetic Processing	386
<i>Miller, N.L.; Quigley, S.F.</i>	
Accelerating DTP with Reconfigurable Computing Engines	391
<i>MacVicar, D.; Singh, S.</i>	
Hardware Mapping of a Parallel Algorithm for Matrix-Vector Multiplication Overlapping Communications and Computations	396
<i>Ojeda-Guerra, C.N.; Esper-Charín, R.; Estupiñán, M.; Macías, E.; Suárez, A.</i>	
An Interactive Datasheet for the Xilinx XC6200	401
<i>Brebner, G.</i>	
Fast Adaptive Image Processing in FPGAs Using Stack Filters	406
<i>Woolfries, N.; Lysaght, P.; Marshall, S.; McGregor, G.; Robinson, D.</i>	
Increasing Microprocessor Performance with Tightly-Coupled Reconfigurable Logic Arrays	411
<i>Sawitzki, S.; Gratz, A.; Spallek, R.G.</i>	
A High-Performance Computing Module for a Low Earth Orbit Satellite Using Reconfigurable Logic	416
<i>Bergmann, N.W.; Sutton, P.R.</i>	
Maestro-Link: A High Performance Interconnect for PC Cluster	421
<i>Yamagiwa, S.; Ono, M.; Yamazaki, T.; Kulkasem, P.; Hirota, M.; Wada, K.</i>	
A Hardware Implementation of Constraint Satisfaction Problem Based on New Reconfigurable LSI Architecture	426
<i>Shiozawa, T.; Oguri, K.; Nagami, K.; Ito, H.; Konishi, R.; Imlig, N.</i>	
A Hardware Operating System for Dynamic Reconfiguration of FPGAs	431
<i>Merino, P.; López, J.C.; Jacome, M.</i>	
High Speed Low Level Image Processing on FPGAs Using Distributed Arithmetic	436
<i>Cerro-Prada, E.; James-Roxby, P.B.</i>	
A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs	441
<i>Do, T.-T.; Kropp, H.; Reuter, C.; Pirsch, P.</i>	
Implementing Processor Arrays on FPGAs	446
<i>Vassányi, I.</i>	
Reconfigurable Hardware - A Study in Codesign	451
<i>Holmström, S.; Sere, K.</i>	

Statechart-Based HW/SW-Codesign of a Multi-FPGA-Board and a Microprocessor	456
<i>Akkad, C.</i>	
Simulation of ATM Switches Using Dynamically Reconfigurable FPGA's	461
<i>Touhafi, A.; Brissinck, W.F.; Dirkx, E.F.</i>	
Fast Prototyping Using System Emulators	466
<i>Rissa, T.; Mäkeläinen, T.; Niittylahti, J.; Siirtola, J.</i>	
Space-efficient Mapping of 2D-DCT onto Dynamically Configurable Coarse-Grained Architectures	471
<i>Dandalis, A.; Prasanna, V.K.</i>	
XILINX4000 Architecture-Driven Synthesis for Speed	476
<i>Lemberski, I.; Ratniece, M.</i>	
The PLD-Implementation of Boolean Function Characterized by Minimum Delay	481
<i>Tomachev, V.</i>	
Reconfigurable PCI-Bus Interface (RPCI)	485
<i>Abo Shosha, A.; Reinhart, P.; Rongen, F.</i>	
Programmable Prototyping System for Image Processing	490
<i>Trost, A.; Žemva, A.; Zajc, B.</i>	
A Co-simulation Concept for an Efficient Analysis of Complex Logic Designs	495
<i>Fischer, J.; Müller, C.; Kurz, H.</i>	
Programming and Implementation of Reconfigurable Routers	500
<i>Döring, A.C.; Obelöer, W.; Lustig, G.</i>	
Virtual Instruments Based on Reconfigurable Logic	505
<i>Moure, M.J.; Valdés, M.D.; Mandado, E.</i>	
The >S<puter: Introducing a Novel Concept for Dispatching Instructions Using Reconfigurable Hardware	510
<i>Siemers, C.; Möller, D.P.F.</i>	
A 6200 Model and Editor Based on Object Technology	515
<i>Lagadec, L.; Pottier, B.</i>	
Interfacing Hardware and Software	520
<i>Eisenring, M.; Teich, J.</i>	
Generating Layouts for Self-implementing Modules	525
<i>Hwang, J.; Patterson, C.; Mohan, S.; Dellinger, E.; Mitra, S.; Wittig, R.</i>	
Author Index	531