Abstract
One of the intended applications of the Xilinx XC6000 family is to be used as reconfigurable coprocessor to accelerate software. This approach has failed so far because of the lack of software support. First, there was no programming method similar to conventional coding. Second, there was no run time environment integrated in the operating system. Both will be presented in this paper.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This work was supported in part with funds of the Deutsche Forschungsgemeinschaft under reference number 322 1040 within the priority program “Design and design methodology of embedded systems”
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Xilinx Inc.: XC6200 Field Programmable Gate Arrays Datasheet, San Jose CA, USA Oktober 1996
B. Gunther: Space 2 as a Reconfigurable Stream Processor. 4th Ann. Australian Conf. on Parallel an Real-Time Systems 1997
D. Galloway: Transmogrifier C Hardware Description Language and Compiler for FPGAs. Proceedings of 3nd FCCM, Napa, April 1995
J. Gerlach, H.-J. Eikerling, W. Hardt, W. Rosenstiel: Von C nach Hardware: ein integratives Entwurfskonzept. 1. GI/ITG/GMM Workshop Allgemeine Methodik von Entwurfsprozessen, Paderborn, MÄrz, 1996
J. Gerlach, W. Rosenstiel: PMOSS: Eine integrative Umgebung zum HW/SW-Entwurf. GI/ITG/GMM Fachgruppentreffen 3.5.7/5.2.2/5.7, Paderborn, Juni, 1996
M. Wazlowski, P. Athanas, H. Silverman et al: PRISM-II Compiler and Architecture. Proceedings of 2nd FCCM, Napa, April 1994
N. Wirth: Lola System Notes. Technical Report No. 236, Institute for Comuter Systems, ETH Zürich, June 1995
T. Bubeck: Eine Systemumgebung zum verteilten funktionalen Rechnen. Interner Bericht WSI 93-8, Wilhelm-Schickard-Institut der UniversitÄt Tübingen, 1993
T. Bubeck, W. Rosenstiel: Verteiltes Rechnen mit DTS (Distributed Thread System). In Marc Aguilar, Editor, Proceedings of the '94 SIGPAR-Workshop on Parallel and Distributed Computing, p. 65–68, Fribourg, Switzerland, 1994
P. Gutberiet, W. Rosenstiel: Interface Specification and Synthesis for VHDL Processes. Proceedings of the 2nd EURODAC, 1993
G. Koch, U. Kebschull, W. Rosenstiel: Co-Emulation and Debugging of HW/SW-Systems. ISSS '97, Belgium-Antwerp, September 97
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Haug, G., Rosenstiel, W. (1998). Reconfigurable hardware as shared resource in multipurpose computers. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055242
Download citation
DOI: https://doi.org/10.1007/BFb0055242
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive