Skip to main content

Exploiting contemporary memory techniques in reconfigurable accelerators

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications From FPGAs to Computing Paradigm (FPL 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1482))

Included in the following conference series:

Abstract

This paper discusses the memory interface of custom computing machines. We present a high speed parallel memory for the MoM-PDA machine, which is based on the Xputer paradigm. The memory employs DRAMs instead of the more expensive SRAMs. To enhance the memory bandwidth, we use a threefold approach: modern memory devices featuring burst mode, an efficient memory architecture with multiple parallel modules, and memory access optimization for single applications. To exploit the features of the memory architecture, we introduce a strategy to determine optimized storage schemes for a class of applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R.W. Hartenstein, J. Becker, R. Kress: Custom Computing Machines vs. Hardware/Software Co-Design: From a Globalized point of view; Proc. of the 6th Intl. Workshop of Field Programmable Logic and Applications FPL'96, pp. 65–76, Springer LNCS, 1996.

    Google Scholar 

  2. W.H. Mangione-Smith, et. al.: Seeking Solutions in Configurable Computing; IEEE Computer, Dec. 1997.

    Google Scholar 

  3. D.A. Patterson, J.L. Hennessy: Computer Architecture, A Quantitative Approach; Morgan Kaufmann Publishers, 1990.

    Google Scholar 

  4. P. Budnik, D.J. Kuck: The Organization and Use of parallel Memories; IEEE Transactions on Computers, Dec. 1971.

    Google Scholar 

  5. K. Kim, V.K. Prasanna: Perfect Latin Squares and Parallel Array Access; Proc. Int. Symposium on Computer Architecture, ACM Press, 1989.

    Google Scholar 

  6. A. Deb: Multiskewing — A Novel Technique for Optimal Parallel Memory Access; IEEE Transactions on Parallel and Distributed Systems; Vol. 7, No. 6, June 1996.

    Google Scholar 

  7. M.E. Wolf, M.S. Lam: A Data Locality Optimizing Algorithm; Proc. of the SIGPLAN'91 Conf. on Programming Language Design and Implementation, pp. 30–44, Toronto, Canada, June 1991.

    Google Scholar 

  8. J. M. Anderson, S. P. Amarasinghe and M. S. Lam: Data and computation transformations for multiprocessors; Proceedings of the Fifth ACM SIGPLAN Symp. on Principles and Practice of Parallel Processing, July 1995.

    Google Scholar 

  9. R.W. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A Novel Universal Sequencer Hardware; Proceedings of Fachtagung Architekturen von Rechensystemen ARCS'97, Rostock, Germany, September 8–11, 1997.

    Google Scholar 

  10. R.W. Hartenstein,A. Hirschbiel,K. Schmidt,M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High-Performance-HW; Future Generation Computer Systems 7 91/92, p. 181–198, North Holland.

    Google Scholar 

  11. N.N.: Siemens Multibank DRAM; Ultra-high performance for graphic applications; Siemens Semiconductor Group, Oct. 1996.

    Google Scholar 

  12. R.W. Hartenstein, J. Becker, R. Kress, H. Reinig: High-Performance Computing Using a Reconfigurable Accelerator; CPE Journal, Special Issue of Concurrency: Practice and Experience, John Wiley & Sons Ltd., 1996.

    Google Scholar 

  13. R. Kress: A Fast Reconfigurable ALU for Xputers; Ph.D. dissertation, University of Kaiserslautem, 1996.

    Google Scholar 

  14. J. Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph.D. dissertation, University of Kaiserslautern, 1997.

    Google Scholar 

  15. K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph.D. dissertation, University of Kaiserslautern, 1994.

    Google Scholar 

  16. R. W. Hartenstein, R. Kress: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; Asia and South Pacific Design Automation Conference, ASP-DAC95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29–Sept. 1, 1995.

    Google Scholar 

  17. N.N: The Burst EDO DRAM Advantage, Technical Note TN-04-41, Micron Technology Inc., 1995

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Reiner W. Hartenstein Andres Keevallik

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hartenstein, R.W., Herz, M., Hoffmann, T., Nageldinger, U. (1998). Exploiting contemporary memory techniques in reconfigurable accelerators. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055246

Download citation

  • DOI: https://doi.org/10.1007/BFb0055246

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64948-9

  • Online ISBN: 978-3-540-68066-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics