Abstract
This paper analyses the requirements of a toolset intended for integrated parallel system design. Real-time, data-dominated systems are targeted, particularly those in vision and image-processing. A constrained abstract model is represented based around software pipelines each stage of which can contain a parallel component. The toolset is novel in seeking to enable generalized parallelism in which the needs of the system as a whole are given priority. The paper describes the tool infra-structure, and reports on current progress on the performance prediction toolset element, including simulation visualizer and analytic support.
Chapter PDF
References
A. C. Downton. Speed-up trend analysis for H.261 and model-based image coding algorithms using a parallel-pipeline model. Signal Processing: Image Communications, 7:489–502, 1995.
H. P. Sava, M. Fleury, A. C. Downton, and A. F. Clark. A case study in pipeline processor farming: Parallelising the H.263 encoder. In UK Parallel ’96, pages 196–205. Springer, London, 1996.
A. Çuhadar, D. Sampson, and A. Downton. A scalable parallel approach to vector quantization. Real-Time Imaging, 2:241–247, 1996.
A. Çuhadar, A. C. Downton, and M. Fleury. A structured parallel design for embedded vision systems: A case study. Microproc. and Microsys., 21:131–141, 1997.
M. Fleury, A. C. Downton, and A. F. Clark. Pipelined parallelization of face recognition. Machine Vision and Applications, 1998. submitted for publication.
M. Fleury, A. C. Downton, and A. F. Clark. Co-design by parallel prototyping: Optical-flow detection case study. In High Performance Architectures for Real-Time Image Processing, pages 8/1–8/13, 1998. IEE Colloquium Ref. No. 1998/197.
M. N. Edward. Radar signal processing on a fault tolerant transputer array. In T.S Durrani, W.A. Sandham, J.J. Soraghan, and S.M. Forbes, editors, Applications of Transputers 3. IOS, Amsterdam, 1991.
S. Glinski and D. Roe. Spoken language recognition on a DSP array processor. IEEE Transactions on Parallel and Distributed Systems, 5(7):697–703, 1994.
A-M Cheng. High speed video compression testbed. IEEE Transactions on Consumer Electronics, 40(3):538–548, 1994.
J. Spiers. Database management systems for parallel computers. Technical report, Oracle Corporation, 1990.
S-Y. Lee and J. K. Aggarwal. A system design/scheduling strategy for parallel image processing. IEEE Trans. on PAMI, 12(2):194–204, February 1990.
D. P. Agrawal and R. Jain. A pipeline pseudoparallel system architecture for real-time dynamic scene analysis. IEEE Trans. on Comp., 31(10):952–962, 1982.
K. M. Nichols and J. T. Edmark. Modeling multicomputer systems with PARET. IEEE Computer, pages 39–47, May 1988.
M. Dubois and F. A. Briggs. Performance of synchronized iterative processes in multiprocessor systems. IEEE Trans. on SW. Eng., 8(4):419–431, July 1988.
M. Fleury, A. C. Downton, and A. F. Clark. Modelling pipelines for embedded parallel processor system design. Electronic Letters, 33(22):1852–1853, 1997.
M. Fleury and A. F. Clark. Performance prediction for parallel reconfigurable low-level image processing. In International Conference on Pattern Recognition, volume 3, pages 349–351. IEEE, 1994.
F. N. David and N. L. Johnson. Statistical treatment of censored data part I fundamental formulas. Biometrika, 41:228–240, 1954.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fleury, M., Sarvan, N., Downton, A.C., Clark, A.F. (1998). A parallel-system design toolset for vision and image processing. In: Pritchard, D., Reeve, J. (eds) Euro-Par’98 Parallel Processing. Euro-Par 1998. Lecture Notes in Computer Science, vol 1470. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0057842
Download citation
DOI: https://doi.org/10.1007/BFb0057842
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64952-6
Online ISBN: 978-3-540-49920-6
eBook Packages: Springer Book Archive