Skip to main content
SpringerLink
Log in
Book cover

International Parallel Processing Symposium

IPPS 1999: Parallel and Distributed Processing pp 418–424Cite as

A dynamic fault-tolerant mesh architecture

  • Conference paper
  • First Online:

  • 72 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1586))

Abstract

A desired mesh architecture, based on connected-cycle modules, is constructed. To enhance the reliability, multiple bus sets and spare nodes are dynamically inserted to construct modular blocks. Two reconfiguration schemes are associated, and can eliminate the spare substitution domino effect. Simulations show that both schemes provide for increase in reliability over the interstitial redundancy scheme[11] and the multi-level fault tolerance mesh(MFTM)[6], at the same redundant spare ratio. Especially, with global reconfiguration, the reliability improvement ratio per spare (RIPS) can be at least twice of that of the MFTM scheme. Furthermore, the lower port complexity in spare nodes as compared to those in both of the aforementioned schemes, and versatility in reconfiguration capability are two additional merits of our proposed architecture.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Chean, M., Fortes, Jose A. B.: A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays. IEEE Computers, Vol. 23 (1990) 55–69

    Google Scholar 

  2. Chen, Y.Y., Upadhyaya, S. J.: Reliability, Reconfiguration, and Spare Allocation Issues in Binary-Tree Architectures Based on Multiple-Level Redundancy. IEEE Trans. on Computers, Vol. 42, no. 6 (1993) 713–723.

    Article  Google Scholar 

  3. Chen, Y.Y., Upadhyaya, S. J.: A comprehensive Reconfiguration Scheme for Fault Tolerant VLSI/WSI Array Proccessors, IEEE Trans. on Computers, Vol. 46, no. 12 (1997) 1363–1371

    Article  Google Scholar 

  4. Chung, F.R.K., Leighton, F.T., Rosenberg, A.L.: Diogenes: A Methodology for Designing Fault-Tolerant VLSI Processor Arrays, FTCS-13 (1983) 26–32

    Google Scholar 

  5. Huang, K.: Advanced Computer Architecture: Parallelism, Scalability, Programmability. Intl’s Edition, McGraw-Hill (1993)

    Google Scholar 

  6. Hwang, I-S.: A High Reliability Two-Level Fault Tolerant Mesh Design and Applications. Journal of Chinese Institute of Engineers, Vol.19, no. 5 (1996) 607–613

    Google Scholar 

  7. Grosspietsch, K.E.: Fault Tolerance in Highly Parallel Hardware Systems. IEEE Micro, 2 (1994) 60–68

    Article  Google Scholar 

  8. Kuo, S.Y., Fuchs, W.K.: Reconfigurable Cube-Connected Cycles Architecture. Journal of Parallel And Distributed Computing, 9 (1990) 1–10

    Article  Google Scholar 

  9. Raghavendra, C.S., Avizienis, A., Ercegovac, M.D.: Fault Tolerance in Binary Tree Architectures. IEEE Trans. on Computers, Vol. C-33, no. 6 (1984) 568–572

    Google Scholar 

  10. Singh, A.D.: A Reconfigurable Modular Fault-Tolerant Binary Tree Architecture. FTCS-17 (1987) 298–304.

    Google Scholar 

  11. Singh, A.D.: Interstitial Redundancy: An area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays. IEEE Trans. on Computers, Vol. 37, no. 11 (1988) 1398–1410

    Article  Google Scholar 

  12. Tzeng, N.F.: A Reliable Cube-Connected Cycles Structure. Journal of Parallel and Distributed Computing, 19 (1993) 64–71.

    Article  Google Scholar 

  13. Wang, M., Culter, M., Su, S.: Reconfiguration of VLSI/WSI Mesh Arrays Processors with Two-Level Redundancy. IEEE Trans. on Computers, Vol. C-38, no. 4 (1989) 547–554

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Information Engineering and Computer Sciences, Feng-Chia University, 100, Wen-Hwa Rd., Sea-Tween, 407, Taichung, Taiwan

    Jyh-Ming Huang

  2. Computer & Communication Research Laboratories, Industrial Technology Research Institute, Bldg. 51, 195-11 Sec. 4, Chung Hsing Rd. Chutung, 310, Hsinchu, Taiwan

    Ted C. Yang

Authors
  1. Jyh-Ming Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ted C. Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

José Rolim Frank Mueller Albert Y. Zomaya Fikret Ercal Stephan Olariu Binoy Ravindran Jan Gustafsson Hiroaki Takada Ron Olsson Laxmikant V. Kale Pete Beckman Matthew Haines Hossam ElGindy Denis Caromel Serge Chaumette Geoffrey Fox Yi Pan Keqin Li Tao Yang G. Chiola G. Conte L. V. Mancini Domenique Méry Beverly Sanders Devesh Bhatt Viktor Prasanna

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag

About this paper

Cite this paper

Huang, JM., Yang, T.C. (1999). A dynamic fault-tolerant mesh architecture. In: Rolim, J., et al. Parallel and Distributed Processing. IPPS 1999. Lecture Notes in Computer Science, vol 1586. Springer, Berlin, Heidelberg . https://doi.org/10.1007/BFb0097926

Download citation

  • DOI: https://doi.org/10.1007/BFb0097926

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65831-3

  • Online ISBN: 978-3-540-48932-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation