Skip to main content
SpringerLink
Log in

An on-line arithmetic-based reconfigurable neuroprocessor

  • Conference paper
  • First Online:
Book cover Parallel and Distributed Processing (IPPS 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1586))

Included in the following conference series:

  • 119 Accesses

Abstract

Artificial neural networks can solve complex problems such as time series prediction, handwritten pattern recognition or speech processing. Though software simulations are essential when one sets about to study a new algorithm, they cannot always fulfill real-time criteria required by some practical applications. Consequently, hardware implementations are of crucial import. The appearance of fast reconfigurable FPGA circuits brings about new paths for the design of neuroprocessors. All arithmetic operations are carried out with on-line operators. This short paper briefly describes reconfigurable FPGA-based neural networks and gives an introduction to on-line arithmetic.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

References

  1. J.G. Eldredge and B.L. Hutchings. Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration. In Duncan A. Buell and Kenneth L. Pocek, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 180–188. IEEE Computer Society Press, 1994.

    Google Scholar 

  2. Jean-Luc Beuchat and Eduardo Sanchez. A Reconfigurable Neuroprocessor with On-chip Pruning. In L. Niklasson, M. Bodén, and T. Ziemke, editors, ICANN 98, Perspectives in Neural Computing, pages 1159–1164. Springer, 1998.

    Google Scholar 

  3. Kishor S. Trivedi and Milos D. Ercegovac. On-line Algorithms for Division and Multiplication. IEEE Transaction on Computers, C-26(7), July 1977.

    Google Scholar 

  4. Algirdas Avizienis. Signed-Digit Number Representations for Fast Parallel Arithmetic. IRE Transactions on Electronic Computers, 10, 1961.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Logic Systems Laboratory, Swiss Federal Institute of Technology, CH-1015, Lausanne, Switzerland

    Jean-Luc Beuchat & Eduardo Sanchez

Authors
  1. Jean-Luc Beuchat
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Eduardo Sanchez
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

José Rolim Frank Mueller Albert Y. Zomaya Fikret Ercal Stephan Olariu Binoy Ravindran Jan Gustafsson Hiroaki Takada Ron Olsson Laxmikant V. Kale Pete Beckman Matthew Haines Hossam ElGindy Denis Caromel Serge Chaumette Geoffrey Fox Yi Pan Keqin Li Tao Yang G. Chiola G. Conte L. V. Mancini Domenique Méry Beverly Sanders Devesh Bhatt Viktor Prasanna

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag

About this paper

Cite this paper

Beuchat, JL., Sanchez, E. (1999). An on-line arithmetic-based reconfigurable neuroprocessor. In: Rolim, J., et al. Parallel and Distributed Processing. IPPS 1999. Lecture Notes in Computer Science, vol 1586. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0097956

Download citation

  • DOI: https://doi.org/10.1007/BFb0097956

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-65831-3

  • Online ISBN: 978-3-540-48932-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation