The Journal of Supercomputing (2023) 79:15213
https://doi.org/10.1007/s11227-023-05229-9

CORRECTION

Correction to: FPGA implementation of hardware accelerated RTOS based on real-time event handling

Ionel Zagan[1,2] · **Vasile Gheorghiță Găitan**[1,2]

Published online: 12 April 2023

Correction to: The Journal of Supercomputing

https://doi.org/10.1007/s11227-023-05151-0

The article FPGA implementation of hardware accelerated RTOS based on real-time event handling, written by Ionel Zagan and Vasile Gheorghiță Găitan, was originally published online on the publisher's Internet portal on 13 March 2023 with Open Access under a Creative Commons Attribution 4.0 International License.
With the author's/authors' decision to cancel Open Access, the copyright of the article changed on 20 March 2023 to © The Author(s), under exclusive license to Springer Science+Business Media, LLC, part of Springer Nature 2023 with all rights reserved.

The original article can be found online at https://doi.org/10.1007/s11227-023-05151-0.

✉ Ionel Zagan
zagan@usm.ro

✉ Vasile Gheorghiță Găitan
vgaitan@usm.ro

[1] Stefan cel Mare University of Suceava, 720229 Suceava, Romania

[2] Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control (MANSiD), Stefan cel Mare University, Suceava, Romania