Abstract
This paper presents a high speed low power digital multiplier by taking the advantage of Vedic multiplication algorithms with a very efficient leakage control technique called McCMOS technology. We have designed a 8 bit Vedic multiplier using Multiple channel CMOS (McCMOS) technology, by using 130 nm, 90 nm, 65 nm & 45 nm node technology and presents comparative simulation results indicating the performance of the circuit. Vedic mathematics, a system of ancient Indian mathematics, which has a unique technique of solutions based on only 16 sutras (formulae), is very useful for doing tedious and cumbersome mathematical operations done at a very fast rate. The simulations have been carried out in Cadence-Spice simulator with 1 V power supply. Thorough simulations of 8 × 8 digital Vedic multiplier using McCMOS technology show that the Power Delay Product (PDP) is reduced by ~80 % compared to the conventional multiplier design. This technique will be very useful for designing low leakage high speed ALU unit.










Similar content being viewed by others
References
Johnson, M., & Roy, K. (1997). “Subthreshold Leakage Control by Multiple Channel Length CMOS (McCMOS)” Electrical and Computer Engineering ECE Technical Reports Purdue Libraries. http://docs.lib.purdue.edu/cgi/viewcontent.cgi?article=1079&context=ecetr. Accessed 18 Apr 2010.
Jagadguru, S. S., Bharati, K., & Tirthaji, M. (2001). Vedic Mathematics. Delhi: Motilal Banarasidass Publishers Pvt Ldt.
Mehta, P., & Gawali, D. (2009). Conventional versus Vedic mathematical method for hardware implementation of a multiplier. IEEE International Conference on advances in Computing, Control and Telecommunication Technologies. doi:10.1109/ACT.2009.162.
Pang, K. F. (1990). Computer Design: “Architectures for pipelined Wallace tree multiplier-accumulators” VLSI in Computers and Processors, ICCD. Proceedings., IEEE International Conference. doi:10.1109/ICCD.1990.130217.
Saha Prabir, K., Banerjee, A., & Dandapat, A. (2009). High speed low power complex multiplier design using parallal adders and subtractors. International Journal on Electronic and Electrical Engineering (ITJEE), 07(11), 38–46.
Sung, G-N, Juan, C-Y., & Wang, C-C. “A 32-Bit Carry Lookahead Adder Design Using Complementary All-N-Transistor Logic”Electronics, Circuits and Systems, 2008. ICECS2008. 15th IEEE International Conference. doi: 10.1109/ICECS.2008.4674951.
Taur, Y., Buchanan, D. A., Chen, W., Frank, D.J., Ismail, K.E., & Lo, S-H., et al. (1997). “CMOS Scaling into the Nanometer Regime”. Proceedings of the IEEE, 85(4), 486–504.
Tiwari, H. D, Gankhuyag, G., Kim, C. M, & Cho, Y. B. (2008). Multiplier design based on ancient Indian Vedic Mathematics. IEEE International SoC Design Conference. doi:10.1109/SOCDC.2008.4815685.
Hwang, W., Gristede, G., Sanda, P., Wang, S. Y., & Heidel, D. F. (1999). Implementation of a self-resetting CMOS 64-Bit parallel adder with enhanced testability. IEEE Journal of Solid-State Circuits, 34(8), 1108–1117. doi:10.1109/4.777109.
Acknowledgement
The authors like to thank the SMDP-II project (Sponsored by Government of India) and also the IC Design and Fabrication Centre, Jadavpur University.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kayal, D., Mostafa, P., Dandapat, A. et al. Design of High Performance 8 bit Multiplier using Vedic Multiplication Algorithm with McCMOS Technique. J Sign Process Syst 76, 1–9 (2014). https://doi.org/10.1007/s11265-013-0818-3
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-013-0818-3