Qian WK, Chen K, Liu WQ *et al.* Special section on approximate computing circuits and systems. JOURNAL OF COM-PUTER SCIENCE AND TECHNOLOGY 38(2): 248-250 Mar. 2023. DOI: 10.1007/s11390-023-0002-6

## Preface

In the post-Moore era, the further reduction of the energy consumption of computing systems cannot be achieved by transistor scaling. Multiple alternative paths are now being actively explored for continuous improvement in energy efficiency, including novel device research and novel computer architecture research. Meanwhile, it is noticed that many applications we widely use today are error-tolerant, that is, a controlled amount of errors occurred in their internal computation do not affect their application-level quality. Given this, a new computing paradigm, called approximate computing, has been attracting more attention in the past decade. Targeting at the error-tolerant applications, it allows some relaxation in the computation accuracy to achieve further reduction in energy consumption. Despite the recent progress in the research on approximate computing, there are still many new opportunities to design better approximate computing circuits and systems, due to the additional dimension brought by the approximate computing paradigm, namely, the error. Thus, we organize this special section on approximate computing circuits and systems at the Journal of Computer Science and Technology (JCST) jointly with the 2022 CCF Chip Conference. There are six articles in total in this special section.

The first and the second articles provide survey on approximate computing circuits and systems. The first article "A Survey of Approximate Computing: From Arithmetic Units Design to High-Level Applications" by Que *et al.* presents a survey of approximate computing from arithmetic units design to high-level applications. In this article, the authors try to give readers a comprehensive and insightful understanding of approximate computing. The second article "A Survey of Reliability Issues Related to Approximate Circuits" by Wang *et al.* reviews recent progress on approximate computing from another perspective, i.e., reliability. It focuses on three aspects: error analysis of approximate circuits, reliability prediction and vulnerability test of approximate circuits, and fault-tolerant techniques exploiting approximate computing.

The third, the fourth, and the fifth articles introduce new methods for analyzing and designing traditional CMOS-based approximate circuits and systems. The third article "An Optimization Technique for PMF Estimation in Approximate Circuits" by Dou and Wang studies how to efficiently evaluate the errors of a complex approximate system consisting of approximate adders and approximate multipliers. It proposes an effective error propagation method for obtaining the probability mass function of a complex approximate system. The fourth article "LMM: A Fixed-Point Linear Mapping Based Approximate Multiplier for IoT" by Wu *et al.* proposes a fixed-point approximate multiplier that employs a linear mapping technique, which enables the configurability of approximation levels. Besides, a dynamic truncation method and a normalization module are introduced to further optimize the hardware cost. The fifth article "Approximate Processing Element Design and Analysis for the Implementation of CNN Accelerators" by Li *et al.* proposes an approximate processing element dedicatedly designed for convolutional neural network (CNN) accelerators by synergistically considering the data representation, multiplication and accumulation.

The last article "LayCO: Achieving Least Lossy Accuracy for Most Efficient RRAM-Based Deep Neural Network Accelerators via Layer-Centric Co-Optimization" by Zhao *et al.* focuses on performing approximate dot products using emerging resistive random access memory (RRAM). Although there is much progress in the design of RRAM-based architecture, it still faces challenges on energy consumption and endurance. The authors propose a co-optimizing scheme to address these two issues jointly, while still providing an inference accuracy guarantee.

Finally, we would also like to acknowledge the help from the 2022 CCF Chip Conference in jointly organizing this special section. The CCF Chip Conference is jointly organized by the CCF Technical Committees on Integrated Circuit Design, Fault Tolerant Computing, Computer Architecture, and Information Storage Technology. It provides a forum for researchers and engineers working in areas related to integrated circuits to present their latest technical development and research progress and exchange ideas. It is held once every two years. The 2022 CCF Chip Conference was the inaugural one, which was held in Nanjing, China, from July 29 to July 31, 2022. The conference attracted more than 1 300 participants. During the conference, the recent progress on chip design, electronic design automation, new computer architecture, advanced storage technology, application of fault-tolerant computing, etc. was presented and extensively discussed.

We hope you enjoy reading the articles in this special section of JCST on approximate computing circuits and systems and hope that you find them useful and informative.

## **Guest Editors**

Wei-Kang Qian (钱炜慷), Professor, University of Michigan-Shanghai Jiao Tong University Joint Institute Shanghai Jiao Tong University, Shanghai qianwk@sjtu.edu.cn

Ke Chen (陈 珂), Associate Professor, College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing chen.ke@nuaa.edu.cn

Wei-Qiang Liu (刘伟强), Professor, College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing liuweiqiang@nuaa.edu.cn

Hua-Wei Li (李华伟), Professor, Institute of Computing Technology, Chinese Academy of Sciences, Beijing lihuawei@ict.ac.cn



Wei-Kang Qian is an associate professor in the University of Michigan-Shanghai Jiao Tong University Joint Institute at Shanghai Jiao Tong University, Shanghai. He received his Ph.D. degree in electrical engineering at the University of Minnesota, Minneapolis, in 2011, and his B.Eng. degree in automation at Tsinghua University, Beijing, in 2006. His main research interests include electronic design automation and digital design for emerging computing paradigms. His research works were nominated for the Best Paper Awards at International Conference on Computer-Aided Design (IC-CAD), Design, Automation, and Test in Europe Conference (DATE), and International Workshop

on Logic and Synthesis (IWLS). He serves as an associate editor of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. He is a senior member of IEEE.



**Ke Chen** received his B.Sc. degree in engineering from Huazhong University of Science and Technology (HUST), Wuhan, in 2010, and his Ph.D. degree in computer engineering from Northeastern University, Boston, in 2020. He is currently an associate professor in the College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing. Dr. Chen's research interests include low-power and high-performance VLSI design, emerging logic and memory devices and circuits, approximate and fault-tolerant computing. He serves as the EiC of the IEEE NTC Newsletter. He is a member of the VSA Technical Committee of IEEE Circuits

and Systems Society.



Wei-Qiang Liu received his B.Sc. degree in information engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, and his Ph.D. degree in electronic engineering from the Queens University Belfast (QUB), Belfast, in 2006 and 2012, respectively. He is currently a professor and the vice dean of College of Electronic and Information Engineering and College of Integrated Circuits, NUAA. He has published two research books and over 200 leading journal and conference papers (over 80 IEEE and ACM journals including eight invited papers). He has been awarded the prestigious Excellent Young Scholar Award by National Natural Science Foundation of

China in 2020 and the Young Scientist Award by Fok Ying Tung Education Foundation, Ministry of Education, China, 2022. He has been listed in the Stanford University's 2020 list of the top 2% scientists in the world. He is the VP-Elect (2022–2023) for TA of the IEEE Nanotechnology Council (NTC) and the Steering Committee Chair of IEEE TVLSI (2023–2024). He serves as the associate editor for IEEE TCAS-I, TETC and TC, the guest editor of Proceedings of the IEEE. He is the program co-chair of IEEE ARITH 2020, ACM NANOARCH 2022 and IEEE AsianHOST 2023, and also a technical program committee member for a number of IEEE/ACM conferences including DAC, DATE, ARITH, ISCAS, etc. He is a tutorial organizer and speaker in DAC 2022, DATE 2022, IEEE ISCAS 2021 and COINS 2021. He is a member of CASCOM/VSA Technical Committee of IEEE CAS Society. His research interest focuses on energy efficient and secure computing integrated circuits and systems.



Hua-Wei Li is a professor in Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS), Beijing. Her current research interests include testing and fault tolerance of VLSI/SOC circuits, and automatic design of deep learning processors. She was a recipient of the 2012 National Technology Invention Award of China, a recipient of the Best Paper Awards of 2021 IEEE Transactions on Computers (TC), 2019 IEEE International Conference on Computer Design (ICCD), and 2018 IEEE International Test Conference in Asia (ITC-Asia). She serves as an associate editor for IEEE Design & Test, IEEE TVLSI, and JCST. She has served as the Secretary Gen-

eral of the China Computer Federation (CCF) Technical Committee on Integrated Circuit Design since 2019, the Chair of the CCF Technical Committee on Fault Tolerant Computing (2016–2019), and the Steering Committee Chair for IEEE Asian Test Symposium (2020–2022).