## Lecture Notes in Computer Science

Commenced Publication in 1973 Founding and Former Series Editors: Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

#### Editorial Board

David Hutchison Lancaster University, UK Takeo Kanade Carnegie Mellon University, Pittsburgh, PA, USA Josef Kittler University of Surrey, Guildford, UK Jon M. Kleinberg Cornell University, Ithaca, NY, USA Friedemann Mattern ETH Zurich. Switzerland John C. Mitchell Stanford University, CA, USA Moni Naor Weizmann Institute of Science, Rehovot, Israel Oscar Nierstrasz University of Bern, Switzerland C. Pandu Rangan Indian Institute of Technology, Madras, India Bernhard Steffen University of Dortmund, Germany Madhu Sudan Massachusetts Institute of Technology, MA, USA Demetri Terzopoulos New York University, NY, USA Doug Tygar University of California, Berkeley, CA, USA Moshe Y. Vardi Rice University, Houston, TX, USA Gerhard Weikum Max-Planck Institute of Computer Science, Saarbruecken, Germany Babak Falsafi T.N. Vijaykumar (Eds.)

# Power - Aware Computer Systems

Third International Workshop, PACS 2003 San Diego, CA, USA, December 1, 2003 Revised Papers



Volume Editors

Babak Falsafi Carnegie Mellon University Electrical and Computer Engineering, Computer Science 5000 Forbes Avenue, Pittsburgh, PA 15213, USA E-mail: babak@cmu.edu

T.N. Vijaykumar Purdue University School of Electrical and Computer Engineering, Department of Computer Science 465 Northwestern Avenue, West Lafayette, Indiana 47907-1285, USA E-mail: vijay@ecn.purdue.edu

Library of Congress Control Number: Applied for

CR Subject Classification (1998): B.7, B.8, C.1, C.2, C.3, C.4, D.4

ISSN 0302-9743 ISBN 3-540-24031-4 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springeronline.com

© Springer-Verlag Berlin Heidelberg 2004 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 11364641 06/3142 5 4 3 2 1 0

## Preface

Welcome to the proceedings of the 3rd Power-Aware Computer Systems (PACS 2003) Workshop held in conjunction with the 36th Annual International Symposium on Microarchitecture (MICRO-36). The increase in power and energy dissipation in computer systems has begun to limit performance and has also resulted in higher cost and lower reliability. The increase also implies reduced battery life in portable systems. Because of the magnitude of the problem, all levels of computer systems, including circuits, architectures, and software, are being employed to address power and energy issues. PACS 2003 was the third workshop in its series to explore power- and energy-awareness at all levels of computer systems and brought together experts from academia and industry.

These proceedings include 14 research papers, selected from 43 submissions, spanning a wide spectrum of areas in power-aware systems. We have grouped the papers into the following categories: (1) compilers, (2) embedded systems, (3) microarchitectures, and (4) cache and memory systems.

The first paper on compiler techniques proposes pointer reuse analysis that is biased by runtime information (i.e., the targets of pointers are determined based on the likelihood of their occurrence at runtime) to map accesses to energyefficient memory access paths (e.g., avoid tag match). Another paper proposes compiling multiple programs together so that disk accesses across the programs can be synchronized to achieve longer sleep times in disks than if the programs are optimized separately.

The first paper on embedded systems proposes scaling down the components (display, wireless, and CPU) of a mobile system to match user requirements while reducing energy. The second paper explores an integer linear programming approach for embedded systems to decide which instructions should be held in a low-power scratchpad instead of a high-power instruction cache. The next paper predicts battery life at runtime to help the operating system in managing power. The next paper proposes a tiled architecture that exploits parallelism enabled by global interconnects and synchronized design to achieve high energy efficiency. The last paper in this group proposes a policy to decide which of the multiple wireless network interfaces provided in a mobile device should be used based on the power and performance needs of the mobile system.

The third group of papers focuses on microarchitecture techniques, and includes an analysis of energy, area, and speed trade-offs between table lookup for instruction reuse and actual computation. Another paper proposes scheduling transactions in a multiprocessor to as few CPUs as possible to increase the number of CPUs in deep-sleep state. The next paper evaluates the extent of energy savings achieved by avoiding instructions that are either not needed for correct behavior or not committed, and by sizing microarchitectural structures. The last paper proposes coupled power and thermal simulation and studies the effect of temperature on leakage energy. The last group proposes techniques to reduce power in caches and memory. The first paper in this group studies the interaction between dynamic voltage scaling (DVS) and power-aware memories and proposes policies to control the CPU's DVS setting and the memory's power setting together. The next paper uses the criticality of instructions to determine which locations should be placed in high-speed cache banks and which in low-power banks. The last paper proposes applying high-performance techniques only to the most-frequently-used instruction traces and saving power on the other traces.

PACS 2003 was successful due to the quality of the submissions, the efforts of the program committee, and the attendees. We would like to thank Pradip Bose for his interesting keynote address, which described microarchitectural choices at the early architecture-definition stage to achieve power and energy efficiency. We would like to also thank Glen Reinman, Jason Fritts, and the other members of the MICRO-36 organizing committee who helped arrange the local accommodations and publicize the workshop.

December 2003

Babak Falsafi and T.N. Vijaykumar

### PACS 2003 Program Committee

Babak Falsafi, Carnegie Mellon University (co-chair) T.N. Vijaykumar, Purdue University (co-chair)

Sarita Adve, University of Illinois David Albonesi, University of Rochester David Blaauw, University of Michigan Pradip Bose, IBM David Brooks, Harvard University George Cai, Intel Keith Farkas, Hewlett-Packard Yung-Hsiang Lu, Purdue University Mahmut Kandemir, Pennsylvania State University Ulrich Kremer, Rutgers University Diana Marculescu, Carnegie Mellon University Andreas Moshovos, University of Toronto Farid Najm, University of Toronto Daniel Mosse, University of Pittsburgh Raj Rajkumar, Carnegie Mellon University Hazim Shafi, IBM Josep Torrelas, University of Illinois Amin Vahdat, Duke University

## Table of Contents

#### Compilers

Runtime Biased Pointer Reuse Analysis and Its Application to Energy	
Efficiency	
Yao Guo, Saurabh Chheda, Csaba Andras Moritz	1
Inter-program Compilation for Disk Energy Reduction Jerry Hom, Ulrich Kremer	13

#### Embedded Systems

Energy Consumption in Mobile Devices: Why Future Systems Need	
Requirements-Aware Energy Scale-Down	
Robert N. Mayo, Parthasarathy Ranganathan	26
Efficient Scratchpad Allocation Algorithms for Energy Constrained	
Embedded Systems Manish Verma, Lars Wehmeyer, Peter Marwedel	41
Online Prediction of Battery Lifetime for Embedded and Mobile Devices Ye Wen, Rich Wolski, Chandra Krintz	57
Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based	
Embedded Architecture	
John Oliver, Ravishankar Rao, Paul Sultana, Jedidiah Crandall, Erik Czernikowski, Leslie W. Jones IV, Dean Copsey, Diana Keen,	
Venkatesh Akella, Frederic T. Chong	73
Heterogeneous Wireless Network Management	
Wajahat Qadeer, Tajana Simunic Rosing, John Ankcorn,	
Venky Krishnan, Givanni De Micheli	86

## Microarchitectural Techniques

"Look It Up" or "Do the Math": An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization	
Daniel Citron, Dror G. Feitelson	101
	-
CPU Packing for Multiprocessor Power Reduction	
0 1	117
Soraya Ghiasi, Wes Felter	11(

Exploring the Potential of Architecture-Level Power Optimizations	
John S. Seng, Dean M. Tullsen	132
Coupled Power and Thermal Simulation with Active Cooling	
Weiping Liao, Lei He	148

## Cache and Memory Systems

The Synergy Between Power-Aware Memory Systems and Processor	
Voltage Scaling	
Xiaobo Fan, Carla S. Ellis, Alvin R. Lebeck	164
Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches Rajeev Balasubramonian, Viji Srinivasan, Sandhya Dwarkadas, Alper Buyuktosunoglu	180
PARROT: Power Awareness Through Selective Dynamically Optimized Traces	
Roni Rosner, Yoav Almog, Micha Moffie, Naftali Schwartz, Avi Mendelson	196
Author Index	215