

Springer

Berlin

Heidelberg

New York

Hong Kong

London

Milan

Paris

Tokyo

Peter Y. K. Cheung George A. Constantinides
Jose T. de Sousa (Eds.)

Field-Programmable Logic and Applications

13th International Conference, FPL 2003
Lisbon, Portugal, September 1-3, 2003
Proceedings



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany
Juris Hartmanis, Cornell University, NY, USA
Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Peter Y. K. Cheung
George A. Constantinides
Imperial College of Science, Technology, and Medicine
Dept. of Electrical and Electronic Engineering
Exhibition Road, London SW7 2 BT, UK
E-mail: p.cheung@ic.ac.uk; george.constantinides@ieee.org
Jose T. de Sousa
Technical University of Lisbon
INESC-ID/IST
R. Alves Redol, 9, Apartado 13069, 1000-029, Lisboa, Portugal
E-mail: jts@inesc-id.pt

Cataloging-in-Publication Data applied for

A catalog record for this book is available from the Library of Congress

Bibliographic information published by Die Deutsche Bibliothek
Die Deutsche Bibliothek lists this publication in the Deutsche Nationalbibliografie;
detailed bibliographic data is available in the Internet at <<http://dnb.ddb.de>>.

CR Subject Classification (1998): B.6-7, C.2, J.6

ISSN 0302-9743

ISBN 3-540-40822-3 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

Springer-Verlag Berlin Heidelberg New York
a member of BertelsmannSpringer Science+Business Media GmbH

<http://www.springer.de>

© Springer-Verlag Berlin Heidelberg 2003
Printed in Germany

Typesetting: Camera-ready by author, data conversion by Steingraber Satztechnik GmbH
Printed on acid-free paper SPIN 10931431 06/3142 5 4 3 2 1 0

Preface

This book contains the papers presented at the 13th International Workshop on Field Programmable Logic and Applications (FPL) held on September 1–3, 2003. The conference was hosted by the Institute for Systems and Computer Engineering-Research and Development of Lisbon (INESC-ID) and the Department of Electrical and Computer Engineering of the IST-Technical University of Lisbon, Portugal.

The FPL series of conferences was founded in 1991 at Oxford University (UK), and has been held annually since: in Oxford (3 times), Vienna, Prague, Darmstadt, London, Tallinn, Glasgow, Villach, Belfast and Montpellier. It brings together academic researchers, industrial experts, users and newcomers in an informal, welcoming atmosphere that encourages productive exchange of ideas and knowledge between delegates.

Exciting advances in field programmable logic show no sign of slowing down. New grounds have been broken in architectures, design techniques, run-time re-configuration, and applications of field programmable devices in several different areas. Many of these innovations are reported in this volume.

The size of FPL conferences has grown significantly over the years. FPL in 2002 saw 214 papers submitted, representing an increase of 83% when compared to the year before. The interest and support for FPL in the programmable logic community continued this year with 216 papers submitted. The technical program was assembled from 90 selected regular papers and 56 posters, resulting in this volume of proceedings. The program also included three invited plenary keynote presentations from LSI Logic, Xilinx and Cadence, and three industrial tutorials from Altera, Mentor Graphics and Dafca.

Due to the inclusive tradition of the conference, FPL continues to attract submissions from all over the world. The accepted contributions were submitted by researchers from 32 different countries:

USA	42	Belgium	6	Brazil	2	Estonia	1
Spain	33	Netherlands	6	Canada	2	Norway	1
UK	29	Mexico	5	Hungary	2	India	1
Germany	14	Greece	4	Iran	2	Slovakia	1
Japan	13	Poland	4	Korea	2	Slovenia	1
Portugal	12	Switzerland	4	Romania	2		
Italy	9	Australia	3	Singapore	2		
Czech Rep.	8	Ireland	3	Austria	1		
France	7	China	2	Egypt	1		

We would like to thank all the authors for submitting their first versions of the papers and the final versions of the accepted papers. We also gratefully acknowledge the reviewing work done by the Program Committee members and many additional reviewers who contributed their time and expertise towards the compilation of this volume. The members of our Program Committee and all other reviewers are listed on the following pages. We are particularly pleased that of the 1029 reviews sought, 95% were completed.

We would like to thank QuickSilver Technology for their sponsorship of the Michal Servit Award, Celoxica for sponsoring the official FPL website www.fpl.org, Xilinx and Synplicity for their early support of the conference, and Coreworks for help in registration processing. We are indebted to Richard van de Stadt, the author of CyberChair. This excellent free software made our task of managing the submission and reviewing process much easier. We are grateful for the help and advice received from Wayne Luk and Horácio Neto. In addition, we acknowledge the help of the following research students from Imperial College London in checking the integrity of the manuscripts: Christos Bouganis, Wim Melis, Gareth Morris, Andy Royal, Pete Sedcole, Nalin Sidahao, and Theerayod Wiangtong.

We are grateful to Springer-Verlag, particularly Alfred Hofmann and Anna Kramer, for their work in publishing this book.

June 2003

Peter Y.K. Cheung
George A. Constantinides
Jose T. de Sousa

Organization

Organizing Committee

Program Chair	Peter Y.K. Cheung, Imperial College London, UK
Program Co-chair	George A. Constantinides, Imperial College London, UK
General Chair	Jose T. de Sousa, INESC-ID/IST, Technical University of Lisbon, Portugal
Publicity Chair	Reiner Hartenstein, University of Kaiserslautern, Germany
Local Chair	Horácio Neto, INESC-ID/IST, Technical University of Lisbon, Portugal
Finance Chair	Fernando Gonçalves, INESC-ID/IST, Technical University of Lisbon, Portugal
Exhibition Chair	João Cardoso, INESC-ID/UA, University of Algarve, Portugal

Program Committee

Nazeeh Aranki	Jet Propulsion Laboratory, USA
Jeff Arnold	Stretch, Inc., USA
Peter Athanas	Virginia Tech, USA
Neil Bergmann	Queensland University of Technology, Australia
Dinesh Bhatia	University of Texas, USA
Eduardo Boemo	University of Madrid, Spain
Gordon Brebner	Xilinx, Inc., USA
Andrew Brown	University of Southampton, UK
Klaus Buchenrieder	Infineon Technologies AG, Germany
Charles Chiang	Synopsys, Inc., USA
Peter Cheung	Imperial College London, UK
George Constantinides	Imperial College London, UK
Andre DeHon	California Institute of Technology, USA
Jose T. de Sousa	Technical University of Lisbon, Portugal
Carl Ebeling	University of Washington, USA
Hossam ElGindy	University of New South Wales, Australia
Manfred Glesner	Darmstadt University of Technology, Germany
Fernando Goncalves	Technical University of Lisbon, Portugal
Steven Guccione	Quicksilver Technology, USA
Reiner Hartenstein	University of Kaiserslautern, Germany
Scott Hauck	University of Washington, USA
Brad Hutchings	Brigham Young University, USA
Tom Kean	Algotronix Consulting, UK
Andreas Koch	University of Braunschweig, Germany
Dominique Lavenier	University of Montpellier II, France
Philip Leong	Chinese University of Hong Kong, China
Wayne Luk	Imperial College London, UK
Patrick Lysaght	Xilinx, Inc., USA
Bill Mangione-Smith	University of California at Los Angeles, USA
Reinhard Manner	University of Mannheim, Germany
Oskar Mencer	Bell Labs, USA
George Milne	University of Western Australia
Toshiyaki Miyazaki	NTT Network Innovation Labs, Japan
Fernando Moraes	PUCRS, Brazil
Horacio Neto	Technical University of Lisbon, Portugal
Sebastien Pillement	ENSSAT, France
Dhiraj Pradhan	University of Bristol, UK
Viktor Prasanna	University of Southern California, USA
Michel Renovell	University of Montpellier II, France
Jonathan Rose	University of Toronto, Canada
Zoran Salcic	University of Auckland, New Zealand
Hartmut Schmeck	University of Karlsruhe, Germany
Rainer Spallek	Dresden University of Technology, Germany

Adrian Stoica	Jet Propulsion Laboratory, USA
Jürgen Teich	University of Paderborn, Germany
Lothar Thiele	ETH Zürich, Switzerland
Liones Torres	University of Montpellier II, France
Stephen Trimberger	Xilinx, Inc., USA
Milan Vasilko	Bournemouth University, UK
Ranga Vemuri	University of Cincinnati, USA
Roger Woods	Queen's University of Belfast, UK

Steering Committee

Jose T. de Sousa	Technical University of Lisbon, Portugal
Manfred Glesner	Darmstadt University of Technology, Germany
John Gray	Independent Consultant, UK
Herbert Grünbacher	Carinthia Technical Institute, Austria
Reiner Hartenstein	University of Kaiserslautern, Germany
Andres Keevallik	Tallinn Technical University, Estonia
Wayne Luk	Imperial College London, UK
Patrick Lysaght	Xilinx, Inc., USA
Michel Renovell	University of Montpellier II, France
Roger Woods	Queen's University of Belfast, UK

Additional Reviewers

Anuradha Agarwal	Francisco Barat
Ali Ahmadinia	Jorge Barreiros
Seong-Yong Ahn	Marcus Bednara
Rui Aguiar	Peter Bellows
Miguel A. Aguirre	Mohammed Benaissa
Bashir Al-Hashimi	AbdSamad BenKrid
Ferhat Alim	Khaled BenKrid
Jose Alves	Pascal Benoit
Hideharu Amano	Manuel Berenguel
Jose Nelson Amaral	Daniel Berg
David Antos	Paul Berube
António José Araújo	Jean-Luc Beuchat
Miguel Arias-Estrada	Rajarshee Bharadwaj
Rubén Arteaga	Unai Bidarte
Armando Astarloa	Bob Blake
José Augusto	Brandon Blodget
Shailendra Aulakh	Jose A. Boluda
Vicente Baena	Vanderlei Bonato
Zachary Baker	Andrea Boni
Jonathan Ballagh	Marcos R. Boschetti
Sergio Bampi	Ignacio Bravo

Ney Calazans
 Danna Cao
 Francisco Cardells-Tormo
 Joao Cardoso
 Dylan Carline
 Luigi Carro
 Nicholas Carter
 Gregorio Cappuccino
 Joaquín Cerdà
 Abhijeet Chakraborty
 François Charot
 Seonil Choi
 Bobda Christophe
 Alessandro Cilaro
 Christopher Clark
 John Cochran
 James Cohoon
 Stuart Colsell
 Katherine Compton
 Pasquale Corsonello
 Tom Van Court
 Octavian Cret
 Damian Dalton
 Alan Daly
 Martin Danek
 Klaus Danne
 Eric Debes
 Martin Delvai
 Daniel Denning
 Arturo Diaz-Perez
 Pedro Diniz
 Peiliang Dong
 Cillian O'Driscoll
 Mark E. Dunham
 Alireza Ejlali
 Tarek El-Ghazawi
 Peeter Ellervee
 Wilfried Elmenreich
 Rolf Enzler
 Ken Erickson
 Roberto Esper-Chaín Falcón
 Béla Fehér
 Michael Ferguson
 Marcio Merino Fernandes
 Viktor Fischer

Toshihito Fujiwara
 Rafael Gadea-Girones
 Altaf Abdul Gaffar
 Federico Garcia
 Alberto Garcia-Ortiz
 Ester M. Garzon
 Manjunath Gangadhar
 Antonio Gentile
 Raul Mateos Gil
 Rafael Gadea-Girones
 Federico Garcia
 Jörn Gause
 Fahmi Ghazzi
 Guy Gogniat
 Richard Aderbal Gonçalves
 Gokul Govindu
 Gail Gray
 Jong-Ru Guo
 Manish Handa
 Frank Hannig
 Jim Harkin
 Martin Herbordt
 Antonin Hermanek
 Fabiano Hessel
 Teruo Higashino
 Roland Höller
 Renqiu Huang
 Ashraf Hussein
 Shuichi Ichikawa
 José Luis Imaña
 Minoru Inamori
 Preston Jackson
 Kamakoti
 Parivallal Kannan
 Irwin Kennedy
 Tim Kerins
 Jawad Khan
 Sami Khawam
 Daniel Kirschner
 Tomoyoshi Kobori
 Fatih Kocan
 Dirk Koch
 Zbigniew Kokosinski
 Andrzej Krasniewski
 Rohini Krishnan

Georgi Kuzmanov
Soonhak Kwon
David Lacasa
John Lach
Jesus Lazaro
Barry Lee
Dong-U Lee
Gareth Lee
Jirong Liao
Valentino Liberali
Bossuet Lilian
Fernanda Lima
John Lockwood
Andrea Lodi
Robert Lorenz
Michael G. Lorenz
David Rodriguez Lozano
Shih-Lien Lu
Martin Ma
Usama Malik
Cesar Augusto Marcon
Theodore Marescaux
Eduardo Marques
L.J. McDaid
Paul McHardy
Maire McLoone
Bingfeng Mei
Mahmoud Meribout
Uwe Meyer-Baese
Yosuke Miyajima
Sumit Mohanty
Gareth Morris
Elena Moscu
Francisco Moya-Fernandez
Madhubanti Mukherjee
Tudor Murgan
Ciaron Murphy
Takahiro Murooka
Kouichi Nagami
Ulrich Nageldinger
Jeff Namkung
Ángel Grediaga Olivo
Pilar Martinez Ortigosa
Selene Maya-Rueda
Wim Melis

Allen Michalski
Maria Jose Moure
John Nestor
Jiri Novotny
John Oliver
Eva M. Ortigosa
Fernando Ortiz
Damjan Oseli
Jingzhao Ou
Marcio Oyamada
Chris Papachristou
Fernando Pardo
Stavros Paschalakis
Kolin Paul
Cong Vinh Phan
Juan Manuel Sanchez Perez
Stefania Perri
Mihail Petrov
Thilo Pionteck
Marco Platzner
Jüri Pöldre
Dionisios N. Pnevmatikatos
Kara Poon
Juan Antonio Gomez Pulido
Federico Quaglio
Senthil Rajamani
Javier Ramirez
Juergen Reichardt
Javier Resano
Fernando Rincón
Francisco Rodríguez-Henríquez
Nuno Roma
Eduardo Ros
Gaël Rouvroy
Andrew Royal
Giacinto Paolo Saggese
Marcelino Santos
Gilles Sassatelli
Toshinori Sato
Sergei Sawitzki
Pascal Scalart
Bernd Scheuermann
Jan Schier
Clemens Schlachta
Klaus Schleisiek

Herman Schmit
David Schuehler
Ronald Scrofano
Pete Sedcole
Peter-Michael Seidel
Shay Seng
Sakir Sezer
Naoki Shibata
Tsunemichi Shiozawa
Nalin Sidahao
Reetinder Sidhu
Valery Sklyarov
Iouliia Skliarova
Gerard Smit
Raphael Some
Ioannis Sourdis
Lionel Sousa
Ludovico de Souza
François-Xavier Standaert
Henry Styles
Qing Su
Vijay Sundaresan
Noriyuki Takahashi
Shigeyuki Takano
Kalle Tammemäe
Konstantinos Tatas
Raoul Tawel
John Teifel

Yann Thoma
Tim Todman
Jon Tombs
Cesar Torres-Huitzil
Kuen Tsoi
Marek Tudruj
Richard Turner
Fabrizio Vacca
Sudhir Vaka
Eduardo do Valle Simoes
József Vásárhelyi
Joerg Velten
Felip Vicedo
Tanya Vladimirova
Markus Weinhardt
Theerayod Wiangtong
Juan Manuel Xicotencatl
Andy Yan
Keiichi Yasumoto
Pavel Zemcik
Xiaoyang Zeng
Yumin Zhang
Jihan Zhu
Ling Zhuo
Peter Zipf
Claudiu Zissulescu-Ianculescu
Mark Zwolinski

Table of Contents

Technologies and Trends

Reconfigurable Circuits Using Hybrid Hall Effect Devices	1
<i>S. Ferrera, N.P. Carter</i>	
Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory	11
<i>C. You, J.-R. Guo, R.P. Kraft, M. Chu, R. Heikaus, O. Erdogan, P. Curran, B. Goda, K. Zhou, J.F. McDonald</i>	

Communications Applications

Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture	21
<i>C. Ebeling, C. Fisher, G. Xing, M. Shen, H. Liu</i>	
Symbol Timing Synchronization in FPGA-Based Software Radios: Application to DVB-S	31
<i>F. Cardells-Tormo, J. Valls-Coquillat, V. Almenar-Terre</i>	

High Level Design Tools 1

An Algorithm Designer's Workbench for Platform FPGAs.....	41
<i>S. Mohanty, V.K. Prasanna</i>	
Prototyping for the Concurrent Development of an IEEE 802.11 Wireless LAN Chipset	51
<i>L. de Souza, P. Ryan, J. Crawford, K. Wong, G. Zyner, T. McDermott</i>	

Reconfigurable Architectures

ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix	61
<i>B. Mei, S. Vernalde, D. Verkest, H. De Man, R. Lauwereins</i>	
Inter-processor Connection Reconfiguration Based on Dynamic Look-Ahead Control of Multiple Crossbar Switches....	71
<i>E. Laskowski, M. Tudruj</i>	
Arbitrating Instructions in an μ -Coded CCM	81
<i>G. Kuzmanov, S. Vassiliadis</i>	

Cryptographic Applications 1

How Secure Are FPGAs in Cryptographic Applications? 91
T. Wollinger, C. Paar

FPGA Implementations of the RC6 Block Cipher 101
J.-L. Beuchat

Very High Speed 17 Gbps SHACAL Encryption Architecture 111
M. McLoone, J.V. McCanny

Place and Route Tools

Track Placement: Orchestrating Routing Structures
to Maximize Routability 121
K. Compton, S. Hauck

Quark Routing 131
S.T. McCulloch, J.P. Cohoon

Global Routing for Lookup-Table Based FPGAs
Using Genetic Algorithms 141
J. Barreiros, E. Costa

Multi-context FPGAs

Virtualizing Hardware with Multi-context Reconfigurable Arrays 151
R. Enzler, C. Plessl, M. Platzner

A Dynamically Adaptive Switching Fabric
on a Multicontext Reconfigurable Device 161
H. Amano, A. Jouraku, K. Anjo

Reducing the Configuration Loading Time
of a Coarse Grain Multicontext Reconfigurable Device 171
T. Kitaoka, H. Amano, K. Anjo

Cryptographic Applications 2

Design Strategies and Modified Descriptions
to Optimize Cipher FPGA Implementations:
Fast and Compact Results for DES and Triple-DES 181
G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, J.-D. Legat

Using Partial Reconfiguration in Cryptographic Applications:
An Implementation of the IDEA Algorithm 194
I. Gonzalez, S. Lopez-Buedo, F.J. Gomez, J. Martinez

An Implementation Comparison of an IDEA Encryption Cryptosystem on Two General-Purpose Reconfigurable Computers	204
<i>A. Michalski, K. Gaj, T. El-Ghazawi</i>	

Low-Power Issues 1

Data Processing System with Self-reconfigurable Architecture, for Low Cost, Low Power Applications	220
<i>M.G. Lorenz, L. Mengibar, L. Entrena, R. Sánchez-Reillo</i>	
Low Power Coarse-Grained Reconfigurable Instruction Set Processor	230
<i>F. Barat, M. Jayapala, T.V. Aa, R. Lauwereins, G. Deconinck, H. Corporaal</i>	
Encoded-Low Swing Technique for Ultra Low Power Interconnect	240
<i>R. Krishnan, J. Pineda de Gyvez, H.J.M. Veendrick</i>	

Run-Time Configurations

Building Run-Time Reconfigurable Systems from Tiles	252
<i>G. Lee, G. Milne</i>	
Exploiting Redundancy to Speedup Reconfiguration of an FPGA	262
<i>I. Kennedy</i>	
Run-Time Exchange of Mechatronic Controllers Using Partial Hardware Reconfiguration	272
<i>K. Danne, C. Bobda, H. Kalte</i>	

Cryptographic Applications 3

Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA	282
<i>F. Charot, E. Yahya, C. Wagner</i>	
An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm	292
<i>G.P. Saggese, A. Mazzeo, N. Mazzocca, A.G.M. Strollo</i>	
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core	303
<i>N.A. Saqib, F. Rodríguez-Henríquez, A. Díaz-Pérez</i>	

Compilation Tools

Performance and Area Modeling of Complete FPGA Designs
in the Presence of Loop Transformations 313
K.R.S. Shayee, J. Park, P.C. Diniz

Branch Optimisation Techniques for Hardware Compilation 324
H. Styles, W. Luk

A Model for Hardware Realization of Kernel Loops 334
J. Liao, W.-F. Wong, T. Mitra

Asynchronous Techniques

Programmable Asynchronous Pipeline Arrays 345
J. Teifel, R. Manohar

Globally Asynchronous Locally Synchronous FPGA Architectures 355
A. Royal, P.Y.K. Cheung

Biology-Related Applications

Case Study of a Functional Genomics Application
for an FPGA-Based Coprocessor 365
T. Van Court, M.C. Herbordt, R.J. Barton

A Smith-Waterman Systolic Cell 375
C.W. Yu, K.H. Kwong, K.H. Lee, P.H.W. Leong

Codesign

Software Decelerators 385
E. Keller, G. Brebner, P. James-Roxby

A Unified Codesign Run-Time Environment
for the UltraSONIC Reconfigurable Computer 396
T. Wiangtong, P.Y.K. Cheung, W. Luk

Reconfigurable Fabrics

Extra-dimensional Island-Style FPGAs 406
H. Schmit

Using Multiplexers for Control and Data in D-Fabrix 416
T. Stansfield

Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics	426
<i>A. Koorapaty, L. Pileggi, H. Schmit</i>	

Image Processing Applications

A Real-Time Visualization System for PIV	437
<i>T. Fujiwara, K. Fujimoto, T. Maruyama</i>	
A Real-Time Stereo Vision System with FPGA	448
<i>Y. Miyajima, T. Maruyama</i>	
Synthesizing on a Reconfigurable Chip an Autonomous Robot Image Processing System	458
<i>J.A. Boluda, F. Pardo</i>	

SAT Techniques

Reconfigurable Hardware SAT Solvers: A Survey of Systems	468
<i>I. Skliarova, A.B. Ferrari</i>	
Fault Tolerance Analysis of Distributed Reconfigurable Systems Using SAT-Based Techniques	478
<i>R. Feldmann, C. Haubelt, B. Monien, J. Teich</i>	
Hardware Implementations of Real-Time Reconfigurable WSAT Variants	488
<i>R.H.C. Yap, S.Z.Q. Wang, M.J. Henz</i>	

Application-Specific Architectures

Core-Based Reusable Architecture for Slave Circuits with Extensive Data Exchange Requirements	497
<i>U. Bidarte, A. Astarloa, A. Zuloaga, J. Jimenez, I. Martínez de Alegría</i>	
Time and Energy Efficient Matrix Factorization Using FPGAs	507
<i>S. Choi, V.K. Prasanna</i>	
Improving DSP Performance with a Small Amount of Field Programmable Logic	520
<i>J. Oliver, V. Akella</i>	

DSP Applications

Fully Parameterized Discrete Wavelet Packet Transform Architecture Oriented to FPGA	533
<i>G. Payá, M.M. Peiró, F. Ballester, F. Mora</i>	

An FPGA System for the High Speed Extraction, Normalization
and Classification of Moment Descriptors 543
S. Paschalakis, P. Lee, M. Bober

Design and Implementation of a Novel FIR Filter Architecture
with Boundary Handling on Xilinx VIRTEX FPGAs 553
A. Benkrid, K. Benkrid, D. Crookes

Dynamic Reconfiguration

A Self-reconfiguring Platform 565
B. Blodget, P. James-Roxby, E. Keller, S. McMillan, P. Sundararajan

Heuristics for Online Scheduling Real-Time Tasks
to Partially Reconfigurable Devices 575
C. Steiger, H. Walder, M. Platzner

Run-Time Minimization of Reconfiguration Overhead
in Dynamically Reconfigurable Systems 585
J. Resano, D. Mozos, D. Verkest, S. Vernalde, F. Catthoor

SoC Architectures

Networks on Chip as Hardware Components of an OS
for Reconfigurable Systems 595
*T. Marescaux, J.-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest,
S. Vernalde, R. Lauwereins*

A Reconfigurable Platform
for Real-Time Embedded Video Image Processing 606
N.P. Sedcole, P.Y.K. Cheung, G.A. Constantinides, W. Luk

Emulation

Emulation-Based Analysis of Soft Errors in Deep Sub-micron Circuits 616
M.S. Reorda, M. Violante

HW-Driven Emulation with Automatic Interface Generation..... 627
M. Çakır, E. Grimpe, W. Nebel

Cache Design

Implementation of HW\$im –
A Real-Time Configurable Cache Simulator 638
S.-L. Lu, K. Lai

The Bank Nth Chance Replacement Policy for FPGA-Based CAMs	648
<i>P. Berube, A. Zinyk, J.N. Amaral, M. MacGregor</i>	

Arithmetic 1

Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems	661
<i>P. Corsonello, S. Perri, M.A. Iachino, G. Cocorullo</i>	
A New Arithmetic Unit in $GF(2^m)$ for Reconfigurable Hardware Implementation	670
<i>C.H. Kim, S. Kwon, J.J. Kim, C.P. Hong</i>	

Biologically Inspired Designs

A Dynamic Routing Algorithm for a Bio-inspired Reconfigurable Circuit	681
<i>Y. Thoma, E. Sanchez, J.-M.M. Arostegui, G. Tempesti</i>	
An FPL Bioinspired Visual Encoding System to Stimulate Cortical Neurons in Real-Time	691
<i>L. Sousa, P. Tomás, F. Pelayo, A. Martinez, C.A. Morillas, S. Romero</i>	

Low-Power Issues 2

Power Analysis of FPGAs: How Practical is the Attack?	701
<i>F.-X. Standaert, L. van Oldeneel tot Oldenzeel, D. Samyde, J.-J. Quisquater</i>	
A Power-Scalable Motion Estimation Architecture for Energy Constrained Applications	712
<i>M. Martina, A. Molino, F. Quaglio, F. Vacca</i>	

SoC Designs

A Novel Approach for Architectural Models Characterization. An Example through the Systolic Ring	722
<i>P. Benoit, G. Sassatelli, L. Torres, M. Robert, G. Cambon, D. Demigny</i>	
A Generic Architecture for Integrated Smart Transducers	733
<i>M. Delvai, U. Eisenmann, W. Elmenreich</i>	
Customisable Core-Based Architectures for Real-Time Motion Estimation on FPGAs	745
<i>N. Roma, T. Dias, L. Sousa</i>	

Cellular Applications

A High Speed Computation System for 3D FCHC Lattice Gas Model
with FPGA 755
T. Kobori, T. Maruyama

Implementation of ReCSiP:
A ReConfigurable Cell SIMulation Platform 766
Y. Osana, T. Fukushima, H. Amano

On the Implementation of a Margolus Neighborhood Cellular Automata
on FPGA 776
J. Cerdá, R. Gadea, V. Herrero, A. Sebastià

Arithmetic 2

Fast Modular Division for Application in ECC on Reconfigurable Logic ... 786
A. Daly, W. Marnane, T. Kerins, E. Popovici

Non-uniform Segmentation for Hardware Function Evaluation 796
D.-U. Lee, W. Luk, J. Villasenor, P.Y.K. Cheung

A Dual-Path Logarithmic Number System Addition/Subtraction Scheme
for FPGA 808
B. Lee, N. Burgess

Fault Analysis

A Modular Reconfigurable Architecture for Efficient Fault Simulation
in Digital Circuits 818
J.S. Augusto, C.B. Almeida, H.C.C. Neto

Evaluation of Testability of Path Delay Faults
for User-Configured Programmable Devices 828
A. Krasniewski

Fault Simulation Using Partially Reconfigurable Hardware 839
A. Parreira, J.P. Teixeira, A. Pantelimon, M.B. Santos, J.T. de Sousa

Switch Level Fault Emulation 849
S.G. Miremadi, A. Ejlali

Network Applications

An Extensible, System-On-Programmable-Chip,
Content-Aware Internet Firewall 859
*J.W. Lockwood, C. Neely, C. Zuver, J. Moscola, S. Dharmapurikar,
D. Lim*

IPsec-Protected Transport of HDTV over IP	869
<i>P. Bellows, J. Flidr, L. Gharai, C. Perkins, P. Chodowiec, K. Gaj</i>	
Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System	880
<i>I. Sourdis, D. Pnevmatikatos</i>	
Irregular Reconfigurable CAM Structures for Firewall Applications	890
<i>T.K. Lee, S. Yusuf, W. Luk, M. Sloman, E. Lupu, N. Dulay</i>	

High Level Design Tools 2

Compiling for the Molen Programming Paradigm	900
<i>E.M. Panainte, K. Bertels, S. Vassiliadis</i>	
Laura: Leiden Architecture Research and Exploration Tool	911
<i>C. Zissulescu, T. Stefanov, B. Kienhuis, E. Deprettere</i>	
Communication Costs Driven Design Space Exploration for Reconfigurable Architectures	921
<i>L. Bossuet, G. Gogniat, J.-L. Philippe</i>	
From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations	934
<i>L. Kaouane, M. Akil, Y. Sorel, T. Grandpierre</i>	

Technologies and Trends (Posters)

Adaptive Real-Time Systems and the FPAA.....	944
<i>S. Colsell, R. Edwards</i>	
Challenges and Successes in Space Based Reconfigurable Computing.....	948
<i>M.E. Dunham, M.P. Caffrey, P.S. Graham</i>	
Adaptive Processor: A Dynamically Reconfiguration Technology for Stream Processing	952
<i>S. Takano</i>	

Applications (Posters)

Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns	956
<i>C.R. Clark, D.E. Schimmel</i>	
FPGAs for High Accuracy Clock Synchronization over Ethernet Networks	960
<i>R. Höller</i>	

Project of IPv6 Router with FPGA Hardware Accelerator 964
J. Novotný, O. Fučík, D. Antoš

A TCP/IP Based Multi-device Programming Circuit 968
D.V. Schuehler, H. Ku, J. Lockwood

Tools (Posters)

Design Flow for Efficient FPGA Reconfiguration 972
R.H. Turner, R.F. Woods

High-Level Design Tools for FPGA-Based Combinatorial Accelerators 976
V. Sklyarov, I. Skliarova, P. Almeida, M. Almeida

Using System Generator
to Design a Reconfigurable Video Encryption System 980
D. Denning, N. Harold, M. Devlin, J. Irvine

MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping 984
M. Líčko, J. Schier, M. Tichý, M. Kühl

FPGA Implementations (Posters)

DIGIMOD: A Tool to Implement FPGA-Based Digital IF
and Baseband Modems 988
*J. Marín-Roig, V. Torres, M.J. Canet, A. Pérez, T. Sansaloni,
F. Cardells, F. Angarita, F. Vicedo, V. Almenar, J. Valls*

FPGA Implementation of a Maze Routing Accelerator 992
J.A. Nestor

Model Checking Reconfigurable Processor Configurations
for Safety Properties 996
J. Cochran, D. Kapur, D. Stefanović

A Statistical Analysis Tool for FPLD Architectures 1000
R. Huang, T. Cheung, T. Kok

Video and Image Applications (Posters)

FPGA-Implementation of Signal Processing Algorithms
for Video Based Industrial Safety Applications 1004
J. Velten, A. Kummert

Configurable Hardware Architecture
for Real-Time Window-Based Image Processing 1008
C. Torres-Huitzil, M. Arias-Estrada

An FPGA-Based Image Connected Component Labeller	1012
<i>K. Benkrid, S. Sukhsawas, D. Crookes, A. Benkrid</i>	
FPGA Implementation of Adaptive Non-linear Predictors for Video Compression	1016
<i>R. Gadea-Girones, A. Ramirez-Agundis, J. Cerdá-Boluda, R. Colom-Palero</i>	

Reconfigurable and Low-Power Systems (Posters)

Reconfigurable Systems in Education	1020
<i>V. Sklyarov, I. Skliarova</i>	
Data Dependent Circuit Design: A Case Study	1024
<i>S. Yamamoto, S. Ichikawa, H. Yamamoto</i>	
Design of a Power Conscious, Customizable CDMA Receiver	1028
<i>M. Martina, A. Molino, M. Nicola, F. Vacca</i>	
Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms	1032
<i>K. Tatas, K. Siozios, D. Soudris, A. Thanailakis</i>	

Design Techniques (Posters)

A VHDL Library to Analyse Fault Tolerant Techniques	1036
<i>P.M. Ortigosa, O. López, R. Estrada, I. García, E.M. Garzón</i>	
Hardware Design with a Scripting Language	1040
<i>P. Haglund, O. Mencer, W. Luk, B. Tai</i>	
Testable Clock Routing Architecture for Field Programmable Gate Arrays	1044
<i>L.K. Kumar, A.J. Mupid, A.S. Ramani, V. Kamakoti</i>	

Neural and Biological Applications (Posters)

FPGA Implementation of Multi-layer Perceptrons for Speech Recognition	1048
<i>E.M. Ortigosa, P.M. Ortigosa, A. Cañas, E. Ros, R. Agís, J. Ortega</i>	
FPGA Based High Density Spiking Neural Network Array	1053
<i>J.M. Xicotencatl, M. Arias-Estrada</i>	
FPGA-Based Computation of Free-Form Deformations	1057
<i>J. Jiang, W. Luk, D. Rueckert</i>	

FPGA Implementations of Neural Networks –
A Survey of a Decade of Progress1062
J. Zhu, P. Sutton

Codesign and Embedded Systems (Posters)

FPGA-Based Hardware/Software CoDesign of an Expert System Shell ... 1067
A. Neşin, D. Roman, O. Creţ, K. Pusztai, L. Văcariu

Cluster-Driven Hardware/Software Partitioning and Scheduling Approach
for a Reconfigurable Computer System1071
T. Wangtong, P.Y.K. Cheung, W. Luk

Hardware-Software Codesign
in Embedded Asymmetric Cryptography Application – A Case Study ... 1075
M. Šimka, V. Fischer, M. Drutarovský

On-chip and Off-chip Real-Time Debugging
for Remotely-Accessed Embedded Programmable Systems 1079
J. Harkin, M. Callaghan, C. Peters, T.M. McGinnity, L. Maguire

Reconfigurable Systems and Architectures (Posters)

Fast Region Labeling on the Reconfigurable Platform ACE-V 1083
C. Schmidt, A. Koch

Modified Fuzzy C-Means Clustering Algorithm
for Real-Time Applications 1087
J. Lázaro, J. Arias, J.L. Martín, C. Cuadrado

Reconfigurable Hybrid Architecture for Web Applications 1091
D. Rodríguez Lozano, J.M. Sánchez Pérez, J.A. Gómez Pulido

DSP Applications (Posters)

FPGA Implementation of the Adaptive Lattice Filter 1095
A. Heřmánek, Z. Pohl, J. Kadlec

Specifying Control Logic for DSP Applications in FPGAs 1099
J. Ballagh, J. Hwang, H. Ma, B. Milne, N. Shirazi, V. Singh, J. Stroomer

FPGA Processor for Real-Time Optical Flow Computation 1103
S. Maya-Rueda, M. Arias-Estrada

A Data Acquisition Reconfigurable Coprocessor
for Virtual Instrumentation Applications 1107
M.D. Valdés, M.J. Moure, C. Quintáns, E. Mandado

Dynamic Reconfiguration (Posters)

Evaluation and Run-Time Optimization of On-chip Communication Structures in Reconfigurable Architectures . . .	1111
<i>T. Murgan, M. Petrov, A. García Ortiz, R. Ludewig, P. Zipf, T. Hollstein, M. Glesner, B. Oelkrug, J. Brakensiek</i>	
A Controlled Data-Path Allocation Model for Dynamic Run-Time Reconfiguration of FPGA Devices	1115
<i>D. Carline, P. Coulton</i>	
Architecture Template and Design Flow to Support Application Parallelism on Reconfigurable Platforms	1119
<i>S. Sawitzki, R.G. Spallek</i>	
Efficient Implementation of the Singular Value Decomposition on a Reconfigurable System	1123
<i>C. Bobda, K. Danne, A. Linarth</i>	

Arithmetic (Posters)

A New Reconfigurable-Oriented Method for Canonical Basis Multiplication over a Class of Finite Fields $GF(2^m)$	1127
<i>J.L. Imaña, J.M. Sánchez</i>	
A Study on the Design of Floating-Point Functions in FPGAs	1131
<i>F.E. Ortiz, J.R. Humphrey, J.P. Durbano, D.W. Prather</i>	
Design and Implementation of RNS-Based Adaptive Filters	1135
<i>J. Ramírez, U. Meyer-Bäse, A. García, A. Lloris</i>	
Domain-Specific Reconfigurable Array for Distributed Arithmetic	1139
<i>S. Khawam, T. Arslan, F. Westall</i>	

Design and Implementations 1 (Posters)

Design and Implementation of Priority Queuing Mechanism on FPGA Using Concurrent Periodic EFSMs and Parametric Model Checking	1145
<i>T. Kitani, Y. Takamoto, I. Naka, K. Yasumoto, A. Nakata, T. Higashino</i>	
Custom Tag Computation Circuit for a 10Gbps SCFQ Scheduler	1149
<i>B. McAllister, S. Sezer, C. Toal</i>	
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware	1153
<i>S. Li, J. Tørresen, O. Søråsen</i>	

Propose of a Hardware Implementation for Fingerprint Systems 1158
V. Bonato, R.F. Molz, J.C. Furtado, M.F. Ferrão, F.G. Moraes

Design and Implementations 2 (Posters)

APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator 1162
*D. Dalton, V. Bessler, J. Griffiths, A. McCarthy, A. Vadher, R. O’Kane,
R. Quigley, D. O’Connor*

Designing, Scheduling, and Allocating
Flexible Arithmetic Components 1166
V.V. Kumar, J. Lach

UNSHADES-1: An Advanced Tool
for In-System Run-Time Hardware Debugging 1170
M.A. Aguirre, J.N. Tombs, A. Torralba, L.G. Franquelo

Author Index 1175