Abstract
In this paper, we present an efficient look-up table (LUT)-based approach to design multipliers for GF(2m) generated by irreducible trinomials. A straightforward LUT-based multiplication requires a table of size (m×2m) bits for the Galois field of degree m. The LUT size, therefore, becomes quite large for the fields of large degrees recommended by the National Institute of Standards and Technology (NIST). Keeping that in view, we have proposed a digit-serial LUT-based design, where operand bits are grouped into digits of fixed width, and multiplication is performed in serial/parallel manner. We restrict the digit size to 4 to store only 16 words in the LUT to have lower area-delay complexity. We have also proposed a digit-parallel LUT-based design for high-speed applications, using the same LUT as the digit-serial design, at the cost of some additional multiplexors and combinational logic for parallel modular reductions and additions. We have presented a simple circuit for the initialization of LUT content, which can be used to update the LUT in three cycles whenever required. The proposed digit-serial design involves less area-complexity and less time-complexity than those of the existing LUT-based designs. The proposed digit-parallel design offers nearly 28 % improvement in area-delay product over the best of the existing LUT-based designs. NIST has recommended five binary finite fields for elliptic curve cryptography, out of which two are generated by the trinomials Q(x)=x 233+x 74+1 and Q(x)=x 409+x 87+1. In this paper, we have designed a reconfigurable multiplier that can be used for both these fields. The proposed reconfigurable multiplier is shown to have a negligible reconfiguration overhead and would be useful for cryptographic applications.
Similar content being viewed by others
Notes
Available online: http://www.csrc.nist.gov/publications.
No reduction required for the output of MUX-1.
References
D.M. Harris, S.L. Harris, Digital Design and Computer Architecture, 2nd edn. (Morgan Kaufmann, San Mateo, 2012)
M. Hasan, Look-up table-based large finite field multiplication in memory constrained cryptosystems. IEEE Trans. Comput. 49(7) (2000)
I.S. Hsu, T.K. Truong, L.J. Deutsch, I.S. Reed, A comparison of VLSI architecture of finite field multipliers using dual, normal, or standard bases. IEEE Trans. Comput. 37(6), 735–739 (1988)
J.L. Imana, J.M. Sánchez, F. Tirado, Bit-parallel finite field multipliers for irreducible trinomials. IEEE Trans. Comput. 55(5), 520–533 (2006)
W.C. Lin, J.H. Chen, M.D. Shieh, A new look-up table-based multiplier/squarer design for cryptosystems over GF(2m), in Proc. ISCAS, (2008)
P.K. Meher, High-throughput hardware efficient digit-serial architecture for field multiplication over GF(2m), in 6th Intl. Conf. Inf., Comm. Signal Proc. ICICS, Singapore (2007)
P.K. Meher, Systolic and super-systolic multipliers for finite field GF(2m) based on irreducible trinomials. IEEE Trans. Circuits Syst. I, Regul. Pap. 55(4), 1031–1040 (2008)
P.K. Meher, S. Chandrasekaran, A. Amira, FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Trans. Signal Process. 56(7), 3009–3017 (2008)
L. Song, K. Parhi, Low-energy digit-serial/parallel finite field multipliers. J. VLSI Signal Process. 19(2), 149–166 (1998)
B. Sunar, C.K. Koc, Mastrovito multiplier for all trinomials. IEEE Trans. Comput. 8(5), 522–527 (1999)
W. Tang, H. Wu, M. Ahmadi, VLSI implementation of bit-parallel word-serial multiplier in GF(2m), in Proc. 3rd Intl. IEEE-NEWCAS Conf., (2005), pp. 309–402
N.H.E. Weste, D.M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. (Addison-Wesley, Reading, 2010)
H. Wu, Bit-parallel finite field multiplier and squarer using polynomial basis. IEEE Trans. Comput. 51(7), 750–758 (2002)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Meher, B.K., Meher, P.K. An Efficient Look-up Table-based Approach for Multiplication over GF(2m) Generated by Trinomials. Circuits Syst Signal Process 32, 2623–2638 (2013). https://doi.org/10.1007/s00034-013-9553-z
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-013-9553-z