Abstract
Addition represents an important operation that significantly impacts the performance of almost every data processing system. Due to their importance and popularity, addition algorithms and their corresponding circuit implementations have consistently received attention in research circles, over the years. One of the most popular implementations for long adders is the carry skip adder. In this paper, we present the design space exploration for a variety of carry skip adder implementations. More specifically, the paper focuses on the implementation of these adders using traditional as well as novel dynamic circuit design styles. 8–16–32–64-bit adders were implemented using traditional domino, footless domino, and data driven dynamic logic (D3L) in ST Microelectronics 45 nm 1 V CMOS process. In order to further exploit the advantages of the domino and D3L approaches, a new hybrid methodology combining both strategies was implemented and presented in this work. The adders were analyzed for energy-delay trade-offs at different process corners. They were also examined for their sensitivity to process and supply voltage variations. Comparative simulation results reveal that the full D3L adder ensures a better energy-delay product over all process corners (down to 34 % and 25 % lower than the domino and hybrid implementations, respectively, at the typical corner), while showing at the same time similar performance in terms of process and supply voltage variability as compared to the other considered carry skip adder configurations.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Alioto, G. Palumbo, Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(12), 1322–1335 (2006)
A.A. Amin, Area-efficient high-speed carry chain. Electron. Lett. 43(23), 1258–1260 (2007)
A. Chandrakasan, W. Bowhill, F. Fox, Design of High Performance Microprocessor Circuits (IEEE Press, New York, 2001)
R. De Rose, M. Lanuzza, F. Frustaci, Design and Evaluation of High-Speed Energy-Aware Carry Skip Adders, in Proc. of IEEE 22nd International Conference on Microelectronics (2010), pp. 124–127
H. Eriksson, P. Larsson-Edefors, A. Alvandopour, A 2.8 ns 30 mW/MHz area-efficient 32-b Manchester carry-bypass adder, in Proc. of ISCAS 2001 (2001), pp. 84–87
F. Frustaci, M. Lanuzza, P. Zicari, S. Perri, P. Corsonello, Low-Power Split-Path Data-Driven Dynamic Logic (SPD3L). IET Circuits Devices Syst. 3(6), 303–312 (2009)
F. Frustaci, M. Lanuzza, P. Zicari, S. Perri, P. Corsonello, Designing High Speed Adders in Power-Constrained Environments. IEEE Trans. Circuits Syst. II 56(2), 172–176 (2009)
S. Hauck, M. Hosler, T.W. Fry, High-performance carry chains for FPGA’s. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2(8), 138–147 (2000)
P. Hofstee et al., 1 GHz single-issue 64b PowerPC processor, in Proc. of IEEE Int. Solid-State Circuits Conf. (2000), pp. 92–93
H. Kawaguchi, T. Sakurai, A reduced clock-swing flip-flop (RCSFF) for 63 % power reduction. IEEE J. Solid-State Circuits 33(5), 807–811 (1998)
M. Lanuzza, R. De Rose, F. Frustaci, S. Perri, P. Corsonello, Comparative analysis of yield optimized pulsed flip-flops. Microelectron. Reliab. 52, 1679–1689 (2012)
J.H. Lou, J.B. Kuo, A 1.5 V bootstrapped pass-transistor-based Manchester carry chain circuit suitable for implementing low-voltage carry look-ahead adders. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 11(45), 1191–1194 (1998)
B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs (Oxford University Press, London, 2000)
S. Purhoit, M. Lanuzza, S. Perri, P. Corsonello, M. Margala, Design and evaluation of an energy-delay-area efficient datapath for coarse-grain reconfigurable computing systems. J. Low Power Electron. 5(3), 326–338 (2009)
S. Purhoit, M. Lanuzza, M. Margala, New Performance/Power/Area Efficient Reliable Full Adder Design, in Proc. of the ACM Great Lakes Symposium on VLSI, GLSVLSI (2009), pp. 493–498
S. Purhoit, M. Lanuzza, M. Margala, Design Space Exploration of Split-Path Data Driven Dynamic Full Adder. J. Low Power Electron. 6(4), 469–481 (2010)
M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits (Prentice-Hall, New York, 2002)
R. Rafati, S.M. Fakhraie, K.C. Smith, Lower-Power Data-Driven Dynamic Logic (D3L), in Proc. of IEEE International Symposium on Circuits and Systems, ISCAS 2000 (2000), pp. 752–755
T. Sakurai, A.R. Newton, Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25, 584–594 (1990)
R. Shalem, E. John, L.K. John, A novel low power energy recovery full adder cell, in Proc. of the 9th Great Lakes Symposium on VLSI (1999), pp. 380–383
I. Sutherland, R. Sproull, D. Harris, Logical Effort (Morgan Kaufmann, San Mateo, 1999)
N. Weste, K. Eshraghian, Principles of CMOS VLSI Design (Addison-Wesley, Reading, 1993)
S.S. Yoon, S.R. Yoon, S.W. Kim, C. Kim, Charge-Sharing-Problem Reduced Split-Path Domino Logic, in Proc. of VLSI Design (2004), pp. 201–205
R. Zlatanovic, B. Nikolic, Power-Performance Optimization for Custom Digital Circuits, in Proc. of PATMOS (2005), pp. 404–414
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
De Rose, R., Lanuzza, M., Frustaci, F. et al. Designing Dynamic Carry Skip Adders: Analysis and Comparison. Circuits Syst Signal Process 33, 1019–1034 (2014). https://doi.org/10.1007/s00034-013-9688-y
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-013-9688-y