Skip to main content
Log in

High Performance VLSI Architecture for Three-Step Search Algorithm

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Motion estimation is the most computationally intensive part of any video coding standard. The three-step search algorithm is a popular fast search technique to reduce complexity in motion estimation. In this paper, we propose a novel architecture for the three-step search technique that simplifies memory addressing and reduces hardware complexity. The proposed architecture minimizes the area while maintaining the speed requirements for real-time video processing. Implemented in Verilog HDL on Virtex-5 technology and synthesized using Xilinx ISE Design Suite 14.1, the critical path in the hardware is 6.536 ns and the equivalent area is calculated to be 2.3 K gate equivalent.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7

Similar content being viewed by others

References

  1. A. Barjatya, Block matching algorithms for motion estimation. IEEE Trans. Evol. Comput. 8(3), 225–239 (2004)

    Article  Google Scholar 

  2. V. Bhaskaran, K. Konstantinides, Image and Video Compression Standards: Algorithms and Architectures (Springer, Heidelberg, 1997)

    Book  Google Scholar 

  3. A.C. Bovik, The Essential Guide to Video Processing (Academic Press, Burlington, 2009)

    Google Scholar 

  4. J. Chalidabhongse, C.C. Kuo, Fast motion vector estimation using multiresolution-spatio-temporal correlations. IEEE Trans. Circuits Syst. Video Technol. 7(3), 477–488 (1997)

    Article  Google Scholar 

  5. W.M. Chao, C.W. Hsu, Y.C. Chang, L.G. Chen, in A novel hybrid motion estimator supporting diamond search and fast full search. IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2 (2002), pp. 492–495

  6. Y. Ding, X.L. Yan, in Parallel architecture of motion estimation for video format conversion with center-biased diamond search. IEEE International Conference on Information Engineering and Computer Science (ICIECS), (2009), pp. 1–4

  7. R. El-Ashry, M. Rehan, H. El-Kamchouchi, F. Gebali, in Performance-optimized fpga implementation for the flexible triangle search block-based motion estimation algorithm. IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), (2011), pp. 640–643

  8. H. Gharavi, M. Mills, Blockmatching motion estimation algorithms-new results. IEEE Trans. Circuits Syst. 37(5), 649–651 (1990)

    Article  Google Scholar 

  9. Z. He, M. Liou, P.C. Chan, R. Li, in An efficient vlsi architecture for new three-step search algorithm. Proceedings of the 38th Midwest Symposium on Circuits and Systems, vol. 2, (1995), pp. 1228–1231

  10. C.H. Hsieh, T.P. Lin, Vlsi architecture for block-matching motion estimation algorithm. IEEE Trans. Circuits Syst. Video Technol. 2(2), 169–175 (1992)

    Article  Google Scholar 

  11. Y.S. Jehng, L.G. Chen, T.D. Chiueh, An efficient and simple vlsi tree architecture for motion estimation algorithms. IEEE Trans. Signal Process. 41(2), 889–900 (1993)

    Article  Google Scholar 

  12. H.M. Jong, L.G. Chen, T.D. Chiueh, Parallel architectures for 3-step hierarchical search block-matching algorithm. IEEE Trans. Circuits Syst. Video Technol. 4(4), 407–416 (1994)

  13. S.M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits (Tata McGraw-Hill Education Press, New Delhi, 2003)

  14. J. Kim, T. Park, A novel vlsi architecture for full-search variable block-size motion estimation. IEEE Trans.Consum. Electron. 55(2), 728–733 (2009)

    Article  Google Scholar 

  15. T. Koga, in Motion-compensated interframe coding for video conferencing. Proceedings of NTC’81, (1981), pp. 3–5

  16. P. Lakamsani, B. Zeng, M. Liou, in An enhanced three step search motion estimation method and its vlsi architecture. IEEE International Symposium on Circuits and Systems, Connecting the World (ISCAS’96), vol. 2, (1996), pp. 754–757

  17. R. Li, B. Zeng, M.L. Liou, A new three-step search algorithm for block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 4(4), 438–442 (1994)

    Article  Google Scholar 

  18. O. Ndili, T. Ogunfunmi, Algorithm and architecture co-design of hardware-oriented, modified diamond search for fast motion estimation in h. 264/avc. IEEE Trans. Circuits Syst. Video Technol. 21(9), 1214–1227 (2011)

    Article  Google Scholar 

  19. Y. Nie, K.K. Ma, Adaptive rood pattern search for fast block-matching motion estimation. IEEE Trans. Image Process. 11(12), 1442–1449 (2002)

    Article  Google Scholar 

  20. L.M. Po, W.C. Ma, A novel four-step search algorithm for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 6(3), 313–317 (1996)

    Article  Google Scholar 

  21. J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits (Prentice-Hall, Upper Saddle River, 2003)

    Google Scholar 

  22. M. Rehan, M. El-Kharashi, P. Agathoklis, F. Gebali, in An fpga implementation of the flexible triangle search algorithm for block based motion estimation. IEEE International Symposium on Circuits and Systems, Connecting the World (ISCAS’06), (2012), pp. 521–524

  23. I. Richardson, Video Codec Design: Developing Image and Video Compression Systems (Wiley, New York, 2002)

    Book  Google Scholar 

  24. M. Sarma, D. Samanta, A. Sundar Dhar, in Vlsi architecture for multi-resolution three step search algorithm. Proceedings of the IEEE 5th International Conference on ASIC, vol. 2, (2003), pp. 918–921

  25. C.F. Tseng, Y.T. Lai, M.J. Lee, in A vlsi architecture for three-step search with variable block size motion vector. Proceedings of the IEEE 1st Global Conference on Consumer Electronics (GCCE), (2012), pp. 628–631

  26. Y.L. Xi, C.Y. Hao, Y.Y. Fan, H.Q. Hu, A fast block-matching algorithm based on adaptive search area and its vlsi architecture for h.264/avc. Signal Process. Image Commun. 21, 407–416 (2006)

  27. S. Zhu, K.K. Ma, A new diamond search algorithm for fast block-matching motion estimation. IEEE Trans. Image Process. 9(2), 287–290 (2000)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Rohan Mukherjee.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Mukherjee, R., Sheth, K., Dhar, A.S. et al. High Performance VLSI Architecture for Three-Step Search Algorithm. Circuits Syst Signal Process 34, 1595–1612 (2015). https://doi.org/10.1007/s00034-014-9919-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-014-9919-x

Keywords

Navigation