Skip to main content
Log in

Phase Detector with Minimal Blind Zone and Reset Time for GSamples/s DLLs

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

A new phase detector for high-speed applications is proposed in this paper. Due to their long reset path, conventional phase detectors can work in lower frequencies. However, the proposed phase detector has lower reset path delay in which makes it suitable for high-speed phase locked loops (PLL) and delay locked loops (DLL). Moreover, this new phase detector uses a few transistors. The proposed circuit is designed based on TSMC 0.13 \(\upmu \hbox {m}\) CMOS Technology. Simulations show lower reset path delay, blind zone and power consumption for proposed architecture in comparison with pervious related works. In addition, the circuit is able to detect phase offsets in about 80 ps and to work properly in frequencies near 3 GHz. Its blind zone is about 120 ps, while its reset path delay is about 80 ps. Furthermore, the power consumption of the proposed circuit at 128 MHz is found to be about \(134\,\upmu \hbox {W}\).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

References

  1. C.T. Charles, D.J. Allstot, A calibrated phase/frequency detector for reference spur reduction in charge-pump PLLs. IEEE Trans. Circuits Syst II: Express Br. 53(9), 6–822 (2006)

    Article  Google Scholar 

  2. R.Y. Chen, Z.Y. Yang, Modeling the high-frequency degradation of phase/frequency detectors. IEEE Trans. Circuits Syst II: Express Br. 57(5), 8–394 (2010)

    Article  Google Scholar 

  3. W.H. Chen, M.E. Inerowicz, B. Jung, Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans. Circuits Syst II: Express Br. 57(12), 40–936 (2010)

    Article  Google Scholar 

  4. M. Gholami, Phase frequency detector using transmission gates for high speed applications. Int. J. Eng. Trans. A: Basics 29(7), 916 (2016)

    Google Scholar 

  5. M. Gholami, Total jitter of delay-locked loops due to four main jitter sources. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(6), 9–2040 (2016)

    Google Scholar 

  6. M. Gholami, A novel low power architecture for DLL-based frequency synthesizers. Circuits Syst Signal Process. 32(2), 781–801 (2013)

    Article  Google Scholar 

  7. M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst Signal Process. 32(5), 35–2119 (2013)

    Article  Google Scholar 

  8. W.H. Lee ,J.D. Cho, S.D. Lee. A high speed and low power phase-frequency detector and charge-pump, in Design Automation Conference, 1999. Proceedings of the ASP-DAC’99. Asia and South Pacific (IEEE, 1999) pp. 269–272

  9. M. Mansuri , D. Liu , C.K. Yang . Fast frequency acquisition phase-frequency detectors for GSa/s phase-locked loops, in Solid-State Circuits Conference, 2001. ESSCIRC 2001. Proceedings of the 27th European (IEEE, 2001), pp. 333–336)

  10. M. Soyuer, R.G. Meyer, Frequency limitations of a conventional phase-frequency detector. IEEE J. Solid-State Circuits 25(4), 22–1019 (1990)

    Article  Google Scholar 

  11. J. Strzelecki, S. Ren, Near-zero dead zone phase frequency detector with wide input frequency difference. Electron. Lett. 51(14), 61–1059 (2015)

    Article  Google Scholar 

  12. G.Y. Tak, S.B. Hyun, T.Y. Kang, B.G. Choi, S.S. Park, A, 6.3-9-ghz cmos fast settling pll for mb-ofdm uwb applications. IEEE J. Solid-State Circuits 40(8), 9–1671 (2005)

    Google Scholar 

  13. W.J. Yun, H.W. Lee, D. Shin, S. Kim, A, 3.57 Gb/s/pin low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(9), 22–1718 (2011)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mohammad Gholami.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gholami, M. Phase Detector with Minimal Blind Zone and Reset Time for GSamples/s DLLs. Circuits Syst Signal Process 36, 3549–3563 (2017). https://doi.org/10.1007/s00034-016-0485-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-016-0485-2

Keywords

Navigation