Skip to main content
SpringerLink
Log in

A Novel High Speed, Low Power, and Symmetrical Phase Frequency Detector with Zero Blind Zone and π Phase Difference Detection Ability

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a novel symmetrical phase frequency detector (PFD) sensitive to the falling edge of input clocks. Notably, the new PFD has an open-loop structure and no reset path, since UP and DN (outputs of the PFD) are never allowed to reach logic high simultaneously. Hence, the blind zone is completely eliminated in this case. Dead zone has been reduced to a great extent about 68 fs. Meanwhile, the proposed PFD is reliably capable of detecting from 0° to 360°, even 180° phase difference between clocks correctly by itself. The PFD has been simulated using the H-SPICE level 49 of a standard 0.18 μm CMOS process. It has been simulated in different conditions. Its maximum operating frequency at the worst-case conditions varied from 1.4 to 4.7 GHz at different supply voltages varied from 1.2 to 2.4 V. It can operate from very low frequencies up to 4.3 GHz at the power supply of 1.8 V, reliably. It can be used in high-speed and low-power applications. The new PFD consumes power within a range from 11.79 to 478.8 μW when operating at 50 MHz and 4.3 GHz, respectively. It has also been simulated in different process corners. Using the minimum size devices leads to a compact layout and die size of about 124.3 μm2.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21

Similar content being viewed by others

References

  1. A.A. Ahmad, S.H.M. Ali, N. Kamal, S.R.A. Rahman, M. Othman, Design of phase frequency detector (PFD), charge pump (CP) and programmable frequency divider for PLL in 0.18 µm CMOS technology, in 2018 IEEE International Conference on Semiconductor Electronics (ICSE) (IEEE, 2018), pp. 242–245

  2. P. Arya, D. Jangid, S.P. Tiwari, M. Arrawatia, Design and analysis of a symmetric phase locked loop for low frequencies in 180 nm technology, in 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (IEEE, 2017), pp. 1–6

  3. A. Dhiman, T. Sharma, B. Kaur, Design and performance analysis of phase frequency detector for high speed application, in 2018 2nd International Conference on Inventive Systems and Control (ICISC) (IEEE, 2018), pp. 161–168

  4. N. Ghaderi, H. Erfani-jazi, M. Mohseni-Mirabadi, A low noise, low power phase-locked loop, using optimization methods. J. Electr. Comput. Eng. 2016, 1–9 (2016)

    Article  Google Scholar 

  5. M. Gholami, Phase detector with minimal blind zone and reset time for GSamples/s DLLs. Circuits Syst. Signal Process. 36, 3549–3563 (2017)

    Article  Google Scholar 

  6. Y. He, X. Cui, C.L. Lee, D. Xue, An improved fast acquisition PFD with zero blind zone for the PLL application, in 2014 IEEE International Conference on Electron Devices and Solid-State Circuits (IEEE, 2014), pp. 1–2

  7. N.M. Ismail, M. Othman, CMOS phase frequency detector for high speed applications, in 2009 International Conference on Microelectronics-ICM (IEEE, 2009), pp. 201–204

  8. S. Jandhyala, S. Tapse, A power efficient phase frequency detector and low mismatch charge pump in on-chip clock generator, in 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER) (IEEE, 2016), pp. 57–61

  9. N. Kumar, M. Kumar, Design of low power and high speed phase detector, in 2016 2nd International Conference on Contemporary Computing and Informatics (IC3I) (IEEE, 2016), pp. 676–680

  10. S.S. Kuncham, M. Gadiyar, S. Din, K.K. Lad, T. Laxminidhi, A novel zero blind zone phase frequency detector for fast acquisition in phase locked loops, in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) (IEEE, 2018), pp. 167–170

  11. J. Lan, F. Lai, Z. Gao, H. Ma, J. Zhang, A nonlinear PFD for fast-lock phase-locked loops, in Proc. IEEE ASIC (2009), pp. 1117–1120

  12. L. Liu, B. Li, Reduced pull-in time of PLL with a novel nonlinear phase-frequency detector. Proc. APMC 5, 4–7 (2005)

    Google Scholar 

  13. K.A. Majeed, B.J. Kailath, Low power, high frequency, free dead zone PFD for a PLL design, in 2013 IEEE Faible Tension Faible Consommation (IEEE, 2013), pp. 1–4

  14. K.A. Majeed, B.J. Kailath, Analysis and design of low power nonlinear PFD architectures for a fast locking PLL, in 2016 IEEE Students’ Technology Symposium (TechSym) (IEEE, 2016), pp. 136–140

  15. G. Nikolić, G. Jovanović, M. Stojčev, T. Nikolić, Precharged phase detector with zero dead-zone and minimal blind-zone. J. Circuits Syst. Comput. 26(11), 1750179 (2017)

    Article  Google Scholar 

  16. K. Nisa’Minhad, M.B.I. Reaz, S.H.M. Ali, Investigating phase detectors: advances in mature and emerging phase-frequency and time-to-digital detectors in phase-locked looped systems. IEEE Microw. Mag. 16(11), 56–78 (2015)

    Article  Google Scholar 

  17. B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd edn. (Tata McGraw-Hill Publication, New York, 2008)

    Google Scholar 

  18. S.K. Saw, P. Meher, S.K. Chakraborty, ZIB structure prediction pipeline: design of high frequency D flip flop circuit for phase detector application, in TENCON 2017-2017 IEEE Region 10 Conference (IEEE, 2017), pp. 229–233

  19. S. Sofimowloodi, F. Razaghian, M. Gholami, Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops. Circuits Syst. Signal Process. 38(2), 498–511 (2019)

    Article  Google Scholar 

  20. J. Strzelecki, S. Ren, Near-zero dead zone phase frequency detector with wide input frequency difference. Electron. Lett. 51(14), 61–1059 (2015)

    Article  Google Scholar 

  21. S. Taheri, N. Ghaderi, A. Amani, A new high speed phase detection circuit with π phase difference detection, in 2017 Iranian Conference on Electrical Engineering (ICEE) (IEEE, 2017), pp. 370–375

  22. Z. Zahir, G. Banerjee, A fast acquisition phase frequency detector for high frequency PLLs, in IEEE International WIE Conf. on Electrical and Computer Engg. (2015), pp. 366–369

Download references

Author information

Authors and Affiliations

  1. Department of Microelectronics Engineering, Urumi Graduate Institute, Urmia, Iran

    Shima Tayyeb Ghasemi & Ali Baradaranrezaeii

Authors
  1. Shima Tayyeb Ghasemi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ali Baradaranrezaeii
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Shima Tayyeb Ghasemi.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Tayyeb Ghasemi, S., Baradaranrezaeii, A. A Novel High Speed, Low Power, and Symmetrical Phase Frequency Detector with Zero Blind Zone and π Phase Difference Detection Ability. Circuits Syst Signal Process 39, 2880–2899 (2020). https://doi.org/10.1007/s00034-019-01312-w

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-019-01312-w

Keywords

Search

Navigation