Skip to main content
SpringerLink
Log in

Truncated Multiplier with Delay-Minimized Exact Radix-8 Booth Recoder Using Carry Resist Adder

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The delay owing to the generation of odd multiples \((\pm \,3)\) in Radix-8 Booth recoding is minimized in this paper using carry resist adder (CRA). CRA is intentionally developed for performing the exact addition of \(\pm \,1\) and \(\pm \,2\) without carry propagation. The theoretical delay analysis proves that the 8-bit CRA reduces 86.26% of delay when compared to the conventional Carry Propagate Addition (CPA) methods. Subsequently, the relative comparisons of CRA with various approximation-based recoding show that the CRA consumes fewer area, power and critical path delay. Further, the \(8\times 8\) and \(16\times 16\) signed binary multiplication using CRA-based Radix-8 Booth recoder is developed and synthesized on TSMC 65nm CMOS standard cell library. Also, the trade-off between area, power, delay and accuracy is verified for the proposed design using truncation. Finally, the CRA-based truncated Radix-8 Booth \(8\times 8\) multiplier is applied to the color space conversion for quantifying its amicability in imaging. The PSNR and MSE are used to evaluate the quality of the resultant image and show better performance than other existing approximated as well as truncated Radix-8 Booth multipliers.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

Data Availability Statement

Data sharing was not applicable to this article as no datasets were generated or analyzed during the current study.

References

  1. E. Antelo, P. Montuschi, A. Nannarelli, Improved 64-bit Radix-16 booth multiplier based on partial product array height reduction. IEEE Trans. Circuits Syst. I Regul. Pap. 64(2), 409–418 (2017)

    Article  Google Scholar 

  2. A.D. Booth, A signed binary multiplication technique. Q. J. Mech. Appl. Math. 4(2), 236–240 (1951)

    Article  MathSciNet  Google Scholar 

  3. Y.H. Chen, C.Y. Li, T.Y. Chang, Area-effective and power-efficient fixed-width booth multipliers using generalized probabilistic estimation bias. IEEE J. Emerg. Sel. Top. Circuits Syst. 1, 277–288 (2011)

    Article  Google Scholar 

  4. J. Ding, S. Li, A modular multiplier implemented with truncated multiplication. IEEE Trans. Circuits Syst. II Express Briefs 65(11), 1713–1717 (2018)

    Article  Google Scholar 

  5. D. Esposito, A.G.M. Strollo, E. Napoli, D.D. Caro, N. Petra, Approximate multipliers based on new approximate compressors. IEEE Trans. Circuits Syst. I Regul. Pap. 65(12), 4169–4182 (2018)

    Article  Google Scholar 

  6. ITU, ITURBT.709-5, Parameter Values for the HDTV Standards for Production and for International Programme Exchange. Recommendation ITU-R BT (2002), 709-5

  7. M.K. Jaiswal, R.C.C. Cheung, Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support. Microelectron. J. 44(5), 421–430 (2013)

    Article  Google Scholar 

  8. H. Jiang, J. Han, F. Qiao, F. Lombardi, Approximate Radix-8 booth multipliers for low-power and high-performance operation. IEEE Trans. Comput. 65(8), 2638–2644 (2016)

    Article  MathSciNet  Google Scholar 

  9. H. Jiang, J. Han, F. Lombardi, A comparative review and evaluation of approximate adders, in Proceedings of the 25th Edition on Great Lakes Symposium on VLSI (ACM, 2015)

  10. S.J. Jou, H.H. Wang, Fixed-width multiplier for DSP application, in Proceedings of the IEEE International Symposium Computer Design (2000), pp. 318–332

  11. J.Y. Kang, J. Gaudiot, A simple high-speed multiplier design. IEEE Trans. Comput. 55(10), 1253–1258 (2006)

    Article  Google Scholar 

  12. S.S. Kidambi, F.E. Guibaly, A. Antoniou, Area-efficient multipliers for digital signal processing applications. IEEE Trans. Circuits Syst. II Analog Digit. Signal. Process. 43(2), 90–94 (1996)

    Article  Google Scholar 

  13. E.J. King, E.E. Swartzlander Jr., Data-dependent truncation scheme for parallel multipliers, in Proceedings of the 31st Asilomar Conference on Signals, Systems, and Computers, Vol. 2 (1997), pp. 1178– 1182

  14. H.J. Ko, S.F. Hsiao, Design and application of faithfully rounded and truncated multipliers with combined deletion, reduction, truncation, and rounding. IEEE Trans. Circuits Syst. II Express Briefs 58(5), 304–308 (2011)

    Article  Google Scholar 

  15. S. Kuang, J.C.G. Wang, Modified booth multipliers with a regular partial product array. IEEE Trans. Circuits Syst. II Express Briefs 56(5), 404–408 (2009)

    Article  MathSciNet  Google Scholar 

  16. F. Lamberti, Reducing the computation time in (short bit-width) twos complement multipliers. IEEE Trans. Comput. 60(2), 148–156 (2011)

    Article  MathSciNet  Google Scholar 

  17. C. Liu, H. Jie, F. Lombardi, A low-power, high-performance approximate multiplier with configurable partial error recovery., in 2014 Design, Automation and Test in Europe Conference and Exhibition (DATE) (IEEE, 2014)

  18. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. I Regul. Pap. 57(4), 850–862 (2009)

    Article  MathSciNet  Google Scholar 

  19. J.J.J. Nesam, S. Sivanantham, Efficient half-precision floating point multiplier targeting color space conversion. Multimedia Tools Appl. 79(1–2), 89–117 (2020)

    Article  Google Scholar 

  20. V.G. Oklobdzija, D. Villeger, S.S. Liu, A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach. IEEE Trans. Comput. 45(3), 294–306 (1996)

    Article  Google Scholar 

  21. L.D. Van, C.C. Yang, Generalized low-error area-efficient fixed width multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 52(8), 1608–1619 (2005)

    Article  Google Scholar 

  22. S. Venkatachalam, S.B. Ko, Design of power and area efficient approximate multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25(5), 1782–1786 (2017)

    Article  Google Scholar 

  23. A. Weber, The USC-SIPI image database. Signal and Image Processing Institute of the University of Southern California (1997). http://sipi.usc.edu/services/database

  24. K.Y. Wu, K.K.Y. Liang, S.R. Kuang, An exact error analysis method for multi-mode floating point iterative booth multiplier, in World Congress on Engineering and Technology (2011)

  25. N. Zhu, W.L. Goh, G. Wang, K.S. Yeo, Enhanced low-power high-speed adder for error-tolerant application, in 2010 International SoC Design Conference (IEEE, 2010)

Download references

Author information

Authors and Affiliations

  1. Electronics and Communication Engineering, Siddharth Institute of Engineering and Technology, Puttur, A.P, 517583, India

    J. Jean Jenifer Nesam

  2. School of Electronics Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu, 632014, India

    S. Sankar Ganesh

Authors
  1. J. Jean Jenifer Nesam
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Sankar Ganesh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to S. Sankar Ganesh.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Nesam, J.J.J., Ganesh, S.S. Truncated Multiplier with Delay-Minimized Exact Radix-8 Booth Recoder Using Carry Resist Adder. Circuits Syst Signal Process 40, 1832–1851 (2021). https://doi.org/10.1007/s00034-020-01559-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-020-01559-8

Keywords

Search

Navigation