



Correction: Optimized Split Capacitive Array in 16-Bit SAR ADC with Redundancy

Hua Fan^{1,2} · Peng Lei¹ · Quanyuan Feng³ · Qi Wei⁴

Received: 4 February 2023 / Revised: 4 February 2023 / Accepted: 4 February 2023 /
Published online: 14 February 2023
© Springer Science+Business Media, LLC, part of Springer Nature 2023

Correction to: Circuits, Systems, and Signal Processing
<https://doi.org/10.1007/s00034-022-01955-2>

Erratum in CSSP, volume 42, February 2023

This is to bring to the attention of the readers that the above paper (<https://doi.org/10.1007/s00034-022-01955-2>) was inadvertently omitted in the Special Section on “Low Power Architectures for Digital Video and Image Compression”, published in the February 2023 issue of CSSP. This paper should have appeared just before the last paper in the Special Section. We regret this error, and this paper is now included in the present issue under the heading “Special Section on Low Power Architectures for Digital Video and Image Compression”.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

The original article can be found online at <https://doi.org/10.1007/s00034-022-01955-2>.

✉ Hua Fan
fanhua7531@163.com

✉ Qi Wei
weiqi@tsinghua.edu.cn

¹ School of Electronic Science and Engineering, University of Electronic Science and Technology of China, Chengdu, China

² Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China

³ School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China

⁴ Department of Precision Instrument, Tsinghua University, Beijing, China