References
http://www.fz-juelich.de/SharedDocs/Pressemitteilungen/UK/DE/2018/2018-09-18-juwels-einweihung.html, letzter Zugriff: 22.10.2018
https://gauss-allianz.de/de/project/call/Performance%20Engineering%20fu%CC%88r%20wissenschaftliche%20Software, letzter Zugriff: 22.10.2018
Moore GE (1965) Cramming more components onto integrated circuits. Electronics 38(8):114–117
Treibig J, Hager G, Wellein G (2013) Performance patterns and hardware metrics on modern multicore processors: Best practices for performance engineering. Proc. 5th Workshop on Productivity and Performance (PROPER 2012) at Euro-Par 2012, August 28, 2012, Rhodes Island, Greece. In: Euro-Par 2012: Parallel processing workshops. Lecture Notes in Computer Science 7640. Springer, Cham, pp 451–460, ISBN 978-3-642-36948-3, DOI: 10.1007/978-3-642-36949-0_50
Williams S, Waterman A, Patterson D (2009) Roofline: An insightful visual performance model for multicore architectures. Commun ACM 52(4):65–76, DOI:10.1145/1498765.1498785
Wolf F et al (2014) Catwalk: A quick development path for performance models. In: Lopes L et al (eds) Euro-Par 2014: Parallel Processing Workshops. Lecture Notes in Computer Science 8806. Springer, Cham, DOI:10.1007/978-3-319-14313-2_50
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hager, G., Wellein, G. Performance Engineering. Informatik Spektrum 41, 323–327 (2018). https://doi.org/10.1007/s00287-018-1122-1
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00287-018-1122-1