Abstract
As scaling has continued for more than 20 years, it has yielded faster and denser chips with ever increasing functionality. With recent advances in technology, the number of transistors mounted on a VLSI chip is about 10 million gates. In such advanced technology, device feature sizes have become increasingly smaller than the wavelength of light used by the available optical lithography equipment. Therefore, a design for manufacturability (DFM) approach has become the most important factor in the design of LSI. In this article, we propose a new DFM approach as the target for the next generation in the layout design phase. Simulation results evaluating the proposed algorithm show good performance.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Raghvendra S, Hurat P (2005) DFM: linking design and manufacturing. Proceedings of the 18th International Conference on VLSI Design, pp 705–708
Chang K-J (2004) Accurate on-chip variation modeling to achieve design for manufacturability. Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, pp 219–222
Pan DZ, Wong MDF (2005) Manufacturability-aware physical layout optimizations. Proceedings of the International Conference on Integrated Circuit Design and Technology, pp 149–153
Asami T, Nasu H, Takase H, et al. (2004) Advanced yield enhancement methodology for SoCs. Proceedings of the IEEE Conference and Workshop on Advanced Semiconductor Manufacturing, pp 144–147
J Holland (1992) Adaptation in natural artificial systems EditionNumber2nd edn. MIT Press Cambridge
Goldberg D, Lingle Jr R (1985) Alleles, loci, and the traveling salesman problem. Proceedings of the 1st International Conference on Genetic Algorithms and Their Applications, pp 154–159
DE Goldberg (1989) Genetic algorithms in search, optimization and machine learning Addison-Wesley Reading Occurrence Handle0721.68056
Zhang L, et al. (2004) Analog module placement realizing symmetry constraints based on a radiation decoder. Proceedings of the IEEE MWSCAS, pp I-481–484
Kanasugi A, et al. (2001) A greedy router based on maze router and genetic algorithm. Proceedings of the International Conference on Electronics Packaging, pp 427–430
Hung WL, et al. (2005) Thermal-aware floorplanning using genetic algorithms. Proceedings of the IEEE 6th International Symposium on Quality of Electronic Design, pp 634–639
Lee CY (1961) An algorithm for path connections and its applications. IRE Trans Electron Comput
N Sherwani (1995) Algorithm for VLSI physical design automation EditionNumber2nd edn. Kluwer Dordrecht 237–245
Author information
Authors and Affiliations
Corresponding author
Additional information
This work was presented in part at the 11th International Symposium on Artificial Life and Robotics, Oita, Japan, January 23–25, 2006
About this article
Cite this article
Yoshikawa, M., Terai, H. The new DFM approach based on a genetic algorithm. Artif Life Robotics 11, 28–31 (2007). https://doi.org/10.1007/s10015-006-0393-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10015-006-0393-9