Skip to main content

Advertisement

SpringerLink
Log in

Genetic algorithm for test pattern generator design

Automatic evolution of circuits

  • Published:
Applied Intelligence Aims and scope Submit manuscript

Abstract

The paper describes an approach for the generation of a deterministic test pattern generator logic, which is composed of D-type and T-type flip-flops. This approach employs a genetic algorithm that searches for an acceptable practical solution in a large space of possible implementations. In contrast to conventional approaches the proposed one reduces the gate count of a built-in self-test structure by concurrent optimization of multiple parameters that influence the final solution. The optimization includes the search for: the optimal combination of register cells type; the presence of inverters at inputs and outputs; the test patterns order in the generated test sequence; and the bit order of test patterns. Results of benchmark experiments and comparison with similar studies demonstrate the efficiency of the proposed evolutionary approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Aktouf C, Robach C, Kač U, Novak F (1999) On-line testing of embedded architectures using idle computations and clock cycles. In: Proc. 5th IEEE international on-line testing workshop, Rhodes, Greece, pp 28–32

  2. Bäck T (1996) Evolutionary algorithms in theory and practice. Oxford University Press, Oxford

    MATH  Google Scholar 

  3. Bäck T, Fogel DB, Michalewicz Z (2000) Evolutionary computation 1: basic algorithms and operators. Taylor & Francis, London

    MATH  Google Scholar 

  4. Bellos M, Kagaris D, Nikolos D (2002) Test set embedding based on phase shifters. In: Proceedings fourth European dependable computing conference, EDCC-4. Toulouse, France, pp 90–101

  5. Cao B, Xiao L, Wang Y (2008) A low power deterministic test pattern generator for BIST based on cellular automata. In: Proc. 4th IEEE international symposium on electronic design, test & applications, DELTA 2008, Hong Kong, China, pp 266–269

  6. Chakrabarty K, Muray B, Iyengar V (2000) Deterministic built in test pattern generation for high performance circuits using twisted ring counters. IEEE Trans Very Large Scale Integr (VLSI) Syst 8:633–636

    Article  Google Scholar 

  7. Corno F, Prinetto P, Rebaudengo M, Reorda MS (1996) Gatto: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans Comput-Aided Des 15:943–951

    Article  Google Scholar 

  8. Corno F, Prinetto P, Reorda MS (1996) A genetic algorithm for automatic generation of test logic for digital circuits. In: Proceedings IEEE international conference on tools with artificial intelligence. Toulouse, France, pp 10–16

  9. Corno F, Sonza Reorda M, Squillero G, Violante M (2000) A genetic algorithm-based system for generating test programs for microprocessor IP cores. ictai, pp.0195, In: Proc. 12th IEEE international conference on tools with artificial intelligence (ICTAI’00), Vancouver, Canada, pp 195

  10. Drechsler R, Drechsler N (2002) Evolutionary algorithms for embedded system design. Kluwer, Dordrecht

    MATH  Google Scholar 

  11. Dufaza C, Chevalier C, Lew Yan Voon LFC (1993) LFSROM - a hardware test pattern generator for deterministic ISCAS85 test sets. In Proc. 2nd IEEE Asian test symposium, Beijing, China, pp 160–165

  12. Edirisooriya G, Robinson J (1992) Design of low cost ROM based test generators. In: Proceedings IEEE VLSI test symposium, pp 61–66

  13. Espresso (1988) UC Berkeley. http://www-cad.eecs.berkeley.edu:80/software/software.html

  14. Favalli M, Dalpasso M (2002) An evolutionary approach to the design of on-chip pseudorandom test pattern generators. In: Proceedings of the 2002 design, automation and test in Europe, p 1122

  15. Fin A, Fummi F (2003) Genetic algorithms: the philosopher’s stone or an effective solution for high-level TPG? In: Eighth IEEE international high-level design validation and test workshop (HLDVT’03), pp 163–168

  16. Fišer P (2007) Pseudo-random pattern generator design for column-matching BIST. In: Proc. 10th Euromicro conference on digital system design architectures, methods and tools, DSD 2007, Lubeck, Germany, pp 657–663

  17. Garbolino T, Hlawiczka A (1999) A new LFSR with D and T flip flops as an effective test pattern generator for VLSI circuits. In: Lecture notes in computer science, vol 1667, pp 321–338

  18. Garbolino T, Hlawiczka A (2002) Efficient test pattern generators based on specific cellular automata structures. Microelectron Reliab 42(6):975–983

    Article  Google Scholar 

  19. Garbolino T, Hlawiczka A, Kristof A (2000) Fast and low area TPG based on T type flip flops can be easily integrated to the scan path. In: Proceedings IEEE European test workshop, Cascais, pp 161–166

  20. Garbolino T, Papa G (2008) Test pattern generator design optimization based on genetic algorithm. In: Proceedings 21st international conference on industrial, engineering and other applications of applied intelligent systems, IEA/AIE 2008, Wroclaw, Poland, pp 580–589

  21. Garvie M, Thompson A (2003) Evolution of self-diagnosing hardware. In: Proc. 5th int. conf. on evolvable systems (ICES‘03). Lecture notes in computer science, vol. 2606, pp 238–248

  22. Goldberg D (1989) Genetic algorithms in search, optimization, and machine learning. Addison-Wesley, Reading

    MATH  Google Scholar 

  23. van de Goor A (1991) Testing semiconductor memories: theory and practice. Wiley, New York

    Google Scholar 

  24. Guo R, Li B, Zou Y, Zhuang Z (2007) Hybrid quantum probabilistic coding genetic algorithm for large scale hardware-software co-synthesis of embedded systems. In: Proc. IEEE congress on evolutionary computation, CEC 2007, Singapore, pp 3454-3458

  25. Hakmi AW, Wunderlich HJ, Zoellin CG, Glowatz A, Hapke F, Schloeffel J, Souef L (2007) Programmable deterministic built-in self-test. In: Proc. IEEE international test conference, Santa Clara, California, USA, pp 1–9

  26. Hamzaoglu I, Patel JH (1998) Test set compaction algorithms for combinational circuits. In: Proceedings of the international conference on computer-aided design, San Jose, USA, pp 283–289

  27. Hellebrand S, Rajski J, Tarnick S, Venkataraman S, Courtois B (1995) Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans Comput 44:223–233

    Article  MATH  Google Scholar 

  28. Khalil M, Robach C, Novak F (2002) Diagnosis strategies for hardware or software systems. J Electron Test, Theory Appl 18:241–251

    Article  Google Scholar 

  29. Korošec P, Šilc J (2008) Using stigmergy to solve numerical optimization problems. Comput Informatics 7(3):377–402

    Google Scholar 

  30. Koroušić-Seljak B (2002) Timetable construction using general heuristic techniques. J Electr Eng 53(3–4):61–69

    Google Scholar 

  31. Mazumder P, Rudnick EM (1999) Genetic algorithms for VLSI design, layout & test automation. Prentice Hall, New York

    Google Scholar 

  32. Michalewicz Z, Fogel DB (2004) How to solve it: modern heuristics. Springer, Berlin

    MATH  Google Scholar 

  33. Novak O, Pliva Z, Nosek J, Hlawiczka A, Garbolino T, Gucwa K (2004) Test-per-clock logic BIST with semi-deterministic test patterns and zero-aliasing compactor. J Electron Test, Theory Appl 20(1):109–122

    Article  Google Scholar 

  34. Papa G, Koroušić-Seljak B (2005) An artificial intelligence approach to the efficiency improvement of a universal motor. Eng Appl Artif Intell 18(1):47–55

    Article  Google Scholar 

  35. Papa G, Šilc J (2002) Automatic large-scale integrated circuit synthesis using allocation-based scheduling algorithm. Microprocess Microsyst 26(3):139–147

    Article  Google Scholar 

  36. Parker K (2003) The boundary-scan handbook, 3rd edn. Kluwer, Dordrecht

    Google Scholar 

  37. Sanchez E, Squillero G (2007) Evolutionary techniques applied to hardware optimization problems: test and verification of advanced processors. Stud Comput Intell 66:303–326

    Article  Google Scholar 

  38. Sudireddy S, Kakade J, Kagaris D (2008) Deterministic built-in TPG with segmented FSMs. In: Proc. 14th IEEE international on-line testing symposium, IOLTS 2008, Rhodes, Greece, pp 261–266

  39. Touba N, McCluskey E (2001) Bit-fixing in pseudorandom sequences for scan BIST. IEEE Trans Comput-Aided Des Integr Circuits Syst 20:545–555

    Article  Google Scholar 

  40. Tušar T, Korošec P, Papa G, Filipič B, Šilc J (2007) A comparative study of stochastic optimization methods in electric motor design. Appl Intell 27(2):101–111

    Article  Google Scholar 

  41. Veiras Bolzani LM, Sanchez E, Schillaci M, Squillero G (2007) Co-evolution of test programs and stimuli vectors for testing of embedded peripheral cores. In: Proc. IEEE congress on evolutionary computation, CEC 2007, Singapore, pp 3474–3481

  42. Wu CL, Chau KW (2006) A flood forecasting neural network model with genetic algorithm. Int J Environ Pollut 28(3–4):261–273

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Electronics, Silesian University of Technology, 44100, Gliwice, Poland

    Tomasz Garbolino

  2. Computer Systems Department, Jožef Stefan Institute, 1000, Ljubljana, Slovenia

    Gregor Papa

Authors
  1. Tomasz Garbolino
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Gregor Papa
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Gregor Papa.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Garbolino, T., Papa, G. Genetic algorithm for test pattern generator design. Appl Intell 32, 193–204 (2010). https://doi.org/10.1007/s10489-010-0214-7

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10489-010-0214-7

Keywords

Search

Navigation