Skip to main content
SpringerLink
Log in

Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates

  • Published:
Cluster Computing Aims and scope Submit manuscript

Abstract

Lessening power consumption during the test and reducing test time are the main goals of this paper. The power consumption is a major problem of movable equipment which needs large working time and minimum charging time. Power consumption has become significant in handheld communication structures and battery functioned gadgets such as laptops, mobile phones, pacemakers, multimedia goods and cellular phones. Reducing the power consumption is very important scenario which is becoming popular in the electronics industry for test power reduction and one of the popular interesting areas of research insights. The scan chains are long connected chain of flip flops normally made to simplify the testing and monitoring test of the circuit by allowing the user to shift out the scan in data and produce new values for comparison. The scan chain architecture is designed using a chain of flip-flops. These flip-flops are made design for testability by introducing a multiplexer before the input terminal. The multiplexer chooses single input, may be the normal input bit or the test mode bit. The circuit is designed in order to reduce the average power consumed by the circuit. The circuit is designed using Altera Quartus II Tool and the outputs were analyzed. The circuit is analyzed for various working conditions and also for various factors which affects the testing time and the testing power.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Patrick, G.: Survey of low power testing of VLSI circuits. In: IEEE-Design & Test of Computers, pp. 740–747, (2002)

  2. Priyadharshini S., Agarwal, V.D.: Dynamic SCAN clock control for test time reduction maintaining peak power limit. IEEE Test Symposium, 978-1-61284-656-9/11/2011 IEEE (2011)

  3. Priyadharshini, S., Agarwal, V.D.: Externally tested SCAN circuit with built-in activity monitor and adaptive test clock. In: National Science Foundation, Grant CNS-0708962-2011 (2011)

  4. Rashid, F., Agrawal, V.: Power problems in VLSI circuit testing. In: VLSI Design and Test Symposium 2012, Lecture Notes in Computer Systems 7373, Springer, Berlin, pp. 393–405 (2012)

    Chapter  Google Scholar 

  5. Wang, S., Gupta, S.K.: DS-LFSR: a new BIST TPG for low heat dissipation. In: Proceedings International Test Conference, pp. 848–857 (1997)

  6. Wang, S., Gupta, S.K.:LTRTPG: a new testperscan BIST TPG for low heat dissipation. In: Proceedings of International Test Conference, pp. 85–94 (1999)

  7. Gizopoulos, D., Krantitis, N., Paschalis, A., Psarakis, M., Zorian, Y.: Low power/energy BIST scheme for DataPaths. In: Proceedings of IEEE 18th VLSI Test Symposium, pp. 23–28 (2000)

  8. AbuIssa, S., Quigley, S.F.: Bit swapping LFSR and SCANchain ordering—a novel technique for peak and averagepower reduction in SCANbased BIST. In: IEEE Transactions-CADICS, vol. 28(5), (2009)

  9. Rajski, J.: Test generator with preselected toggling for low power BIST. In: Proceedings of IEEE 29th VLSI Test Symposium (2011)

  10. Nicolici, N.: Power minimisation techniques for testing low power VLSI circuits. Thesis, University of Southampton (2000)

  11. Udhvanshi, S.: Design of low power and high fault coverage test pattern generation for BIST-built in self-test. Thesis, Thapar University (2011)

  12. Tehranipoor, M., Nourani, M., Ahmed, N.: Low transition LFSR for BIST-based application. In; Proceedings of IEEE Fourteenth Asian Test Symposium (2005)

  13. Rashid, F. , Agarwal V.: Weighted random and transition density patterns for scan-BIST. In: IEEE NATW 2012 (2012)

  14. Reeb, B.: Deterministic pattern generation for weighted random pattern testing. In: European Design and Test Conference, 96 0-89791-821/96-IEEE (1996)

  15. Schnurmann, H.D., Lindbloom, E., Carpenter, R.G.: The weighted random test pattern generator. IEEE Trans. Comput. 24(7), 695–700 (1975)

    Article  Google Scholar 

  16. Eichelberger, E.B., Lindbloom, E.: Random-pattern coverage enhancement and diagnosis for LSSD logic self test. IBM J. Res. Dev. 27(3), 265–272 (1984)

    Article  Google Scholar 

  17. Guiller, L., Landrault, C., Pravossoudovitch, S., Wunderlich, H.J., Girard, P.: A modified clock scheme for a low power BIST TPG. In: Proceedings of IEEE 19th VLSI Test Symposium, pp. 306–311 (2001)

  18. Corno, F., Reorda, M.S., Rebaudengo, M., Squillero, G., Violante, M.: Low power BIST through non-linear hybrid cellular automata. In: Proceedings of IEEE 18th VLSI Test Symposium 2000, pp. 29–34 (2000)

  19. Wang, S.: Generation of low power dissipation and high fault coverage patterns for scan- based BIST. In: Proceedings International Test Conference, pp. 834–843 (2002)

Download references

Author information

Authors and Affiliations

  1. Department of ECE, SNS College of Technology, Coimbatore, India

    G. Naveen Balaji

  2. Department of EEE, SNS College of Technology, Coimbatore, India

    S. Chenthur Pandian

Authors
  1. G. Naveen Balaji
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Chenthur Pandian
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to G. Naveen Balaji.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Naveen Balaji, G., Chenthur Pandian, S. Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates. Cluster Comput 22 (Suppl 6), 15231–15244 (2019). https://doi.org/10.1007/s10586-018-2552-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10586-018-2552-x

Keywords

Search

Navigation