Skip to main content
Log in

Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

The practical application of electronic system-level (ESL) design has been a key challenge of transaction-level modeling (TLM) methodologies in the past few years. While the benefits of ESL are well known, making the investment pay-off has required two key factors to be resolved: the simulation speed of the virtual platform model has to be fast enough to enable software design, and the flow from ESL design to implementation has to be seamless. We introduce two themes to address these issues: cycle-based simulation and a multi-vendor design-flow integrated using the IP-XACTTM specifications from The SPIRIT Consortium. Through experimentation with the ARM RealView® SoC Designer flow, and the Synopsys coreAssembler tool and Galaxy suite of tools, we show that competent solutions to both of these adoption issues exist in the industry today.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Pasricha, S. Transaction Level Modeling of SoC with SystemC 2.0. In Synopsys User Group Conference (SNUG), 2002.

  2. Grötker, T., S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.

  3. Gajski, D. et al. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, January 2000.

  4. Xinping, Z., and M. Sharad. A Hierarchical Modeling Framework for on-chip Communication Architectures. In IEEE/ACM International Conference on Computer-Aided Design, 2002.

  5. Caldari, M., M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti. Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0. DATE 2003.

  6. Ogawa, O. et al. A Practical Approach for Bus Architecture Optimization at Transaction Level. DATE 2003.

  7. Pasricha, S., N. Dutt, and M. Ben-Romdhane. Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration. DAC, 2004.

  8. Pasricha, S., N. Dutt, and M. Ben-Romdhane. Fast Exploration of Bus-based On-chip Communication Architectures. CODES+ISSS, 2004.

  9. Paulin, P. et al. StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design and Test of Computers, 2002.

  10. Nicolescu, G. et al, Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design. DATE, 2001.

  11. Cadence NCSystemC www.cadence.com/products/ncsystemc.html.

  12. Coware. www.coware.com.

  13. CoCentric Studio www.synopsys.com/products/cocentric_studio.

  14. Open SystemC Initiative www.systemc.org.

  15. Yim, J. et al. A C-Based RTL Design Verification Methodology for Complex Microprocessor. DAC, 1997.

  16. Jang, H., et al. High-Level System Modeling and Architecture Exploration with SystemC on a Network SoC: S3C2510 Case Study. DATE, 2004.

  17. Séméria, L. et al. Methodology for Hardware/ Software Co-verification in C/C++. ASP-DAC, 2000.

  18. Pees, S. et al. LISA—Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. DAC, 1999.

  19. FPGA Journal: Samsung’s ViP Design Methodology Reduces SoC Design Time Up to 40 Percent http://www.fpgajournal.com, September 2004.

  20. Alberto Sangiovanni-Vincentelli, G. Martin. A Vision for Embedded Systems: Platform-Based Design and Software Methodology. IEEE Design and Test of Computers, 18(6):23–33, 2001.

    Article  Google Scholar 

  21. Lennard, C.K., and E. Granata. The Meta-Methods: Managing Design Risk During IP Selection and Integration. European IP 99 Conference, November 1999.

  22. SPIRIT Consortium, SPIRIT 1.1 Specification. www.spiritconsortium.org, June 2005.

  23. World Wide Web Consortium. Extensible Markup Language (XML) 1.0. Third Edition, 2004.

  24. SOAP Specifications: www.w3.org/TR/soap.

  25. ARM RealView ESL Tools: www.arm.com/products/DevTools.

  26. Synopsys IP Reuse Tools: www.synopsys.com/products/designware/ipreuse_tools.html.

  27. Grun, P., C. Shin, C. Baxter, C. Lennard, M. Noll, and G. Madl. Integrating a Multi-Vendor ESL-to-Silicon Design Flow using SPIRIT. IP-SoC 2005.

  28. Charest, E.M.A., and A. Tsikhanovich. Designing with SystemC: Multi-Paradigm Modeling and Simulation Performance Evaluation. In Proceedings of The 11th Annual International HDL Conference, San Jose, CA, pp. 33–45, March 11–12, 2002.

  29. Sharad, S. and S.K. Shukla. Efficient Simulation of System Levelmodels Via Bisimulation Preserving Transformations. FERMAT Lab Virginia Tech., Blacksburg, VA, Tech. Rep., 2003–07.

  30. Müller, W., J. Ruf, and W. Rosenstiel. SystemC Methodologies and Applications. Kluwer, Norwell, MA, 2003.

    MATH  Google Scholar 

  31. Cai, L. and D. Gajski. Transaction Level Modeling: An Overview. In Proc. Int’l Conf. Hardware/Software Codesign and System Synthesis (CODES + ISSS 03), IEEE Press, pp. 19–24, 2003.

  32. Posadas, H., F. Herrera, P. Sánchez, E. Villar, and F. Blasco. System-Level Performance Analysis in SystemC. In Proceedings of the Design, Automation and Test Conference, IEEE, pp. 378–383, 2004.

  33. Klingauf, W. Systematic Transaction Level Modeling of Embedded Systems with SystemC. Proc. DATE, 2005.

  34. Benini, L., D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Ponzino. SystemC Cosimulation and Emulation of Multiprocessor SoC Design. IEEE Computer, April 2003.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Peter Grun.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Shin, C., Grun, P., Romdhane, N. et al. Enabling heterogeneous cycle-based and event-driven simulation in a design flow integrated using the SPIRIT consortium specifications. Des Autom Embed Syst 11, 119–140 (2007). https://doi.org/10.1007/s10617-007-9003-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10617-007-9003-x

Keywords

Navigation