Abstract
Memory and communication architecture have a significant impact on the performance, cost, and power of complex multiprocessor system-on-chip designs. In this paper, we present an automated bus matrix synthesis flow for efficient transaction-level design space exploration of communication architecture in a reconfigurable multimedia system-on-chip platform. Specifically, we consider hardware interface selection problem, which has significant effect on the overall cost of area and power. We propose a method to solve such hardware interface selection problem through static analysis of communication behavior. We experiment with JPEG encoder and H.264 encoder examples and the results show the reduction of area by 56.91% and power by 48.61% of bus matrix with 0.58% performance overhead on average compared to the case of maximum performance. According to our HW interface selection algorithm, we also experiment MPEG4 video decoder example. And the result is evaluated on the FPGA prototyping board.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Abdi S, Shin D, Gajski D (2003) Automatic communication refinement for system level design. In: Proc of DAC
Ahn Y, Han K, Lee G, Song H, Yoo J, Choi K (2008) SoCDAL: System-on-chip design AcceLerator. In: ACM Trans Des Autom Electr Syst
Altera Quartus II. http://www.altera.com
ARM AMBA specifications rev 2.0. http://www.arm.com
ARM RealView SoCDesigner. http://www.arm.com
Bauer L, Shafique M, Kramer S, Henkel J (2007) RISPP: rotating instruction set processing platform. In: Proc of DAC
Becker J, Vorbach M (2003) Architecture, memory and interface technology integration of an industrial/ academic configurable system-on-chip (CSoC). In: Proc of ISVLSI
Benini L, Micheli G (2002) Networks on chips: a new SoC paradigm. In: Proc of IEEE comput, Jan 2002
ConvergenSC/Incisive design flow. http://www.coware.com
Givargis T, Vahid F (2000) Parameterized system design. In: Proc of CODES
Han K, Kim J (2004) Quantum-inspired evolutionary algorithms with a new termination criterion, Hε gate, and two phase scheme. IEEE Trans Evol Comput 8
Hidaka H, Matsuda Y, Asakura M, Fujishima K (1990) The cache DRAM architecture: a DRAM with an on-chip cache memory. IEEE Trans Microwave
IBM on-chip CoreConnect bus architecture. http://www.chips.ibm.com
Keutzer K, Malik S, Newton R, Rabaey J, Sangiovanni-Vincentelli A (2000) System-level design: orthogonalization of concerns and platform-based design. IEEE Trans Comput-Aided Des Integr Circuits Syst
Kim Y, Kiemb M, Park C, Jung J, Choi K (2005) Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: Proc of DATE
Kim Y, Park I, Choi K, Paek Y (2006) Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture. In: Proc of ISLPED
Lahiri K, Raghunathan A, Dey S (2004) Design space exploration for optimizing on-chip communication architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst
Lee G, Lee S, Ahn Y, Choi K (2007) Automatic bus matrix synthesis based on hardware interface selection for fast communication design space exploration. In: Proc of SAMOS
Mei B, Vernalde S, Verkest D, Lauwereins R (2004) Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study. In: Proc of DATE
Multi-layer AHB matrix. http://www.arm.com
Murali S, De Micheli G (2005) An application specific design methodology for STbus crossbar generation. In: Proc of DATE
Nakajima M, Yamamoto T, Ozaki S, Sezaki T, Kanakogi T, Furuzono T, Sakamoto T, Aruga T, Sumita M, Tsutsumi M, Ueda A, Ichinomiya T (2002) A 400 MHz 32b embedded microprocessor core AM34-1 with 4.0 Gb/s cross-bar bus switch for SoC. In: Proc of ISSCC
Ogawa O, Noyer S, Chauvet P, Shinohara K, Watanabe Y, Niizuma H, Sasaki T, Takai Y (2003) A practical approach for bus architecture optimization at transaction level. In: Proc of DATE
Open Core Protocol International Partnership (OCP-IP). OCP datasheet. http://www.ocpip.org
Pasricha S (2002) Transaction level modeling of SoC using SystemC 2.0. 2002. In: Proc of synopsys user group conference
Pasricha S, Ben-Romdhane M, Dutt N (2005) Using TLM for exploring bus-base SoC communication architectures. In: Proc of ASAP
Pasricha S, Ben-Romdhane M, Dutt N (2006) Constraint-driven bus matrix synthesis for MPSoC. In: Proc of ASP-DAC
Rowson J, Sangiovanni-Vincentelli AL (1997) Interface-based design. Proc of DAC
Singh H, Lee M, Lu G, Kurdahi F, Bagherzadeh N, Filho E (2000) MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. In: IEEE Trans Comput
STBus communication system: concepts and definitions. In: Reference guide, STMicroelectonics, Geneva, Switzerland, May 2003
SystemC Intuitive. http://www.systemc.org
The international technology roadmap for semiconductors, ITRS (2008)
The SUIF 1.x compiler system. http://suif.stanford.edu/suif/suif1/index.html
Virtual Socket Interface Alliance Component Interface Standard (OCB 2 1.0) (2000) VSI Alliance
Yen T, Wolf W (1995) Communication synthesis for distributed embedded systems. In: Proc of ICCAD
Yoo J, Lee D, Yoo S, Choi K (2007) Communication architecture synthesis of cascaded bus matrix. In: Proc of ASP-DAC
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lee, G., Ahn, Y., Lee, S. et al. Communication architecture design for reconfigurable multimedia SoC platform. Des Autom Embed Syst 14, 1–20 (2010). https://doi.org/10.1007/s10617-009-9048-0
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10617-009-9048-0