Skip to main content
SpringerLink
Log in

Scenario-based verification of real-time systems using Uppaal

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

This article proposes two approaches to tool-supported automatic verification of dense real-time systems against scenario-based requirements, where a system is modeled as a network of timed automata (TAs) or as a set of driving live sequence charts (LSCs), and a requirement is specified as a separate monitored LSC chart.

We make timed extensions to a kernel subset of the LSC language and define a trace-based semantics. By translating a monitored LSC chart to a behavior-equivalent observer TA and then non-intrusively composing this observer with the original TA-modeled real-time system, the problems of scenario-based verification reduce to computation tree logic (CTL) real-time model checking problems. When the real-time system is modeled as a set of driving LSC charts, we translate these driving charts and the monitored chart into a behavior-equivalent network of TAs by using a “one-TA-per-instance line” approach, and then reduce the problems of scenario-based verification also to CTL real-time model checking problems. We show how we exploit the expressivity of the TA formalism and the CTL query language of the real-time model checker Uppaal to accomplish these tasks. The proposed two approaches are implemented in the Uppaal tool and built as a tool chain, respectively. We carry out a number of experiments with both verification approaches, and the results indicate that these methods are viable, computationally feasible, and the tools are effective.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Aceto L, Burgueño A, Larsen KG (1998) Model checking via reachability testing for timed automata. In: Proc 4th international conference on tools and algorithms for construction and analysis of systems (TACAS’98), pp 263–280

    Chapter  Google Scholar 

  2. Alur R, Dill DL (1994) A theory of timed automata. Theor Comput Sci 126(2):183–235

    Article  MATH  MathSciNet  Google Scholar 

  3. Alur R, Henzinger TA (1997) Real-time system = discrete system + clock variables. Softw Tools Technol Transf (STTT) 1(1–2):86–109

    Article  MATH  Google Scholar 

  4. Alur R, Holzmann GJ, Peled D (1996) An analyzer for message sequence charts. Softw, Concepts Tools 17(2):70–77

    Google Scholar 

  5. Balaguer S (2009) Specification of properties using live sequence charts—theory and implementation. Master’s thesis, École Centrale de Nantes, Nantes, France, September 2009

  6. Balaguer S, David A, Larsen KG, Li S Live sequence chart specification and verification in Uppaal (under submission)

  7. Behrmann G, David A, Larsen KG (2004) A tutorial on Uppaal. In: Bernardo M, Corradini F (eds) SFM. Lecture notes in computer science, vol 3185. Springer, Berlin, pp 200–236

    Google Scholar 

  8. Bontemps Y (2005) Relating inter-agent and intra-agent specifications—the case of live sequence charts. PhD thesis, University of Namur, Namur, Belgium

  9. Bontemps Y, Schobbens P-Y (2007) The computational complexity of scenario-based agent verification and design. J Appl Log 5(2):252–276

    Article  MATH  MathSciNet  Google Scholar 

  10. Bunker A, Gopalakrishnan G, Slind K (2005) Live sequence charts applied to hardware requirements specification and verification. Softw Tools Technol Transf (STTT) 7(4):341–350

    Article  Google Scholar 

  11. Combes P, Harel D, Kugler H (2008) Modeling and verification of a telecommunication application using live sequence charts and the play-engine tool. Softw Syst Model 7(2):157–175

    Article  Google Scholar 

  12. Damm W, Harel D (2001) LSCs: Breathing life into message sequence charts. Form Methods Syst Des 19(1):45–80. Preliminary version in: P Ciancarini, A Fantechi, R Gorrieri (eds) Proc 3rd IFIP int conf on formal methods for open object-based distributed systems/(FMOODS’99). Kluwer Academic (1999), pp 293–312

    Article  MATH  Google Scholar 

  13. Damm W, Klose J (2001) Verification of a radio-based signaling system using the statemate verification environment. Form Methods Syst Des 19(2):121–141

    Article  MATH  Google Scholar 

  14. Damm W, Toben T, Westphal B (2006) On the expressive power of live sequence charts. In: Program analysis and compilation, theory and practice, essays dedicated to Reinhard Wilhelm on the occasion of his 60th birthday, pp 225–246

    Google Scholar 

  15. Firley T, Huhn M, Diethers K, Gehrke T, Goltz U (1999) Timed sequence diagrams and tool-based analysis—a case study. In: Proc 2nd international conference on the unified modeling language (UML’99), pp 645–660

  16. Genest B, Minea M, Muscholl A, Peled D (2004) Specifying and verifying partial order properties using template MSCs. In: Proc 7th international conference on foundations of software science and computation structures (FoSSaCS’04), pp 195–210

  17. Harel D, Kugler H (2002) Synthesizing state-based object systems from LSC specifications. Int J Found Comput Sci 13(1):5–51

    Article  MATH  MathSciNet  Google Scholar 

  18. Harel D, Marelly R (2003) Come, let’s play: scenario-based programming using LSCs and the play-engine. Springer, New York

    Google Scholar 

  19. Harel D, Kugler H, Marelly R, Pnueli A (2002) Smart play-out of behavioral requirements. In: Proc 4th international conference on formal methods in computer-aided design (FMCAD’02), pp 378–398

  20. Havelund K, Larsen KG, Skou A (1999) Formal verification of a power controller using the real-time model checker Uppaal. In: Proc 5th international AMAST workshop on formal methods for real-time and probabilistic systems (ARTS’99), pp 277–298

    Chapter  Google Scholar 

  21. ITU-T (1999) Message Sequence Charts—MSC-2000, ITU-T recommendation z.120

  22. Jaghoori MM, Chothia T (2010) Timed automata semantics for analyzing Creol. arXiv:1007.5095

  23. Jaghoori MM, de Boer FS, Chothia T, Sirjani M (2009) Schedulability of asynchronous real-time concurrent objects. J Log Algebr Program 78(5):402–416

    Article  MATH  MathSciNet  Google Scholar 

  24. Klose J (2003) Live sequence charts: a graphical formalism for the specification of communication behavior. PhD thesis, Carl von Ossietzky Universität Oldenburg

  25. Klose J, Wittke H (2001) An automata based interpretation of live sequence charts. In: Proc 7th international conference on tools and algorithms for the construction and analysis of systems (TACAS’01), pp 512–527

    Chapter  Google Scholar 

  26. Klose J, Toben T, Westphal B, Wittke H (2006) Check it out: on the efficient formal verification of live sequence charts. In: Proc 18th international conference on computer aided verification (CAV’06), pp 219–233

    Google Scholar 

  27. Kugler H, Harel D, Pnueli A, Lu Y, Bontemps Y (2005) Temporal logic for scenario-based specifications. In: Proc 11th international conference on tools and algorithms for the construction and analysis of systems (TACAS’05), pp 445–460

    Chapter  Google Scholar 

  28. Lahtinen J (2008) Model checking timed safety instrumented systems. Master’s thesis, Helsinki University of Technology, Espoo, Finland, June 2008. Research Report TKK-ICS-R3

  29. Larsen KG, Li S, Nielsen B, Pusinskas S (2009) Verifying real-time systems against scenario-based requirements. In: Proc 16th int’l symposium on formal methods (FM’09), pp 676–691

    Google Scholar 

  30. Larsen KG, Li S, Nielsen B, Pusinskas S (2010) Scenario-based analysis and synthesis of real-time systems using Uppaal. In: Proc 13th conference on design, automation, and test in Europe (DATE’10), pp 447–452

    Google Scholar 

  31. Larsen KG, Li S, Nielsen B, Pusinskas S (2010) Scenario-based verification of real-time systems using Uppaal. Technical report, Aalborg University Department of Computer Science, Aalborg, Denmark. Available http://www.cs.aau.dk/~li/papers/ScenarioVeriUppaalTR.pdf

  32. Lettrari M, Klose J (2001) Scenario-based monitoring and testing of real-time UML models. In: Proc 4th int conference on the unified modeling language (UML’01), pp 317–328

    Google Scholar 

  33. Prasad KVS (1995) A calculus of broadcasting systems. Sci Comput Program 25(2–3):285–327

    Article  Google Scholar 

  34. Pusinskas S (2010) Capturing and testing behavioral requirements by means of live sequence charts. PhD thesis, Aalborg University, Aalborg, Denmark

  35. Rye-Andersen JG, Jensen M, Goettler R, Jakobsen M (2004) PEEL: property extraction engine for LSCs. Master’s thesis, Aalborg University, Aalborg, Denmark

  36. Schinz I, Toben T, Mrugalla C, Westphal B (2004) The Rhapsody UML verification environment. In: Proc 2nd international conference on software engineering and formal methods (SEFM’04), pp 174–183

    Chapter  Google Scholar 

  37. Sengupta B, Cleaveland R (2002) Triggered message sequence charts. In: Proc 10th ACM SIGSOFT symposium on foundations of software engineering (SIGSOFT FSE’02), pp 167–176

    Chapter  Google Scholar 

  38. Sun J, Dong JS (2005) Model checking live sequence charts. In: Proc 10th international conference on engineering of complex computer systems (ICECCS’05), pp 529–538

    Chapter  Google Scholar 

  39. The Uppaal Team (2009) Uppaal 4.0.8 online help document. Available at http://www.uppaal.com

  40. Wang T, Roychoudhury A, Yap RHC, Choudhary SC (2004) Symbolic execution of behavioral requirements. In: Proc 6th international on practical aspects of declarative languages (PADL’04), pp 178–192

    Chapter  Google Scholar 

  41. Yi W, Pettersson P, Daniels M (1994) Automatic verification of real-time communicating systems by constraint-solving. In: Proc 7th IFIPWG6.1 international conference on formal description techniques (FORTE’95), pp 243–258

    Google Scholar 

  42. Yovine S (1997) Kronos: A verification tool for real-time systems. Softw Tools Technol Transf (STTT) 1(1–2):123–133

    Article  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. CISS, Department of Computer Science, Aalborg University, Aalborg, Denmark

    Shuhao Li, Alexandre David, Kim G. Larsen, Brian Nielsen & Saulius Pusinskas

  2. LSV, ENS Cachan/INRIA, Cachan Cedex, France

    Sandie Balaguer

Authors
  1. Shuhao Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sandie Balaguer
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Alexandre David
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Kim G. Larsen
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Brian Nielsen
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Saulius Pusinskas
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Shuhao Li.

Additional information

This work has been supported by the ICT competence center CISS (Center for Embedded Software Systems) and the advanced technology platform DaNES (Danish Network for intelligent Embedded Systems).

Rights and permissions

Reprints and permissions

About this article

Cite this article

Li, S., Balaguer, S., David, A. et al. Scenario-based verification of real-time systems using Uppaal . Form Methods Syst Des 37, 200–264 (2010). https://doi.org/10.1007/s10703-010-0103-z

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10703-010-0103-z

Keywords

Search

Navigation