Abstract
This paper proposes the Bat mapping algorithm for efficient application mapping on NoC platform. This approach was assessed by applying it to various benchmark applications. Experimental results revealed that the Bat mapping algorithm has two major contributions compared with existing algorithms: (1) It enables dynamic mapping and efficiently identifies the most favorable mapping system. (2) The simulation tests indicated that the Bat algorithm exhibits higher performance.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Beechu, N. K. R., et al. (2017a). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16–26.
Beechu, N. K. R., et al. (2017b). High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustainable Computing: Informatics and Systems, 16, 1–10.
Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621–630.
Benini, L., & De Micheli, G. (2002). Networks on chips: A new SoC paradigm. Computer, 35(1), 70–78.
Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale system on chip. In IEEE Circuits and Systems Magazine, 4(2), 18–31.
Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., et al. (2005). NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16(2), 113–129.
Boddu, V. S., Reddy, B. N. K., & Kumar, M. K. (2016). Low-power and area efficient N-bit parallel processors on a chip. In 2016 IEEE annual India conference (INDICON).
Celik, C., & Bazlamacci, C. F. (2012, February). Effect of application mapping on network-on-chip performance. In 2012 20th Euromicro international conference on parallel, distributed and network-based processing (pp. 465–472). IEEE.
Cheruku, R., Edla, D. R., & Kuppili, V. (2017a). Diabetes classification using radial basis function network by combining cluster validity index and BAT optimization with novel fitness function. International Journal of Computational Intelligence Systems, 10, 247–265.
Cheruku, R., Edla, D. R., & Kuppili, V. (2017b). SM-RuleMiner: Spider monkey based rule miner using novel fitness function for diabetes classification. Computers in Biology and Medicine, 81, 79–92.
Chou, C. L., & Marculescu, R. (2008). Contention-aware application mapping for network-on-chip communication architectures. In 2008 IEEE international conference on computer design (pp. 164–169). IEEE.
Chou, C. L., & Marculescu, R. (2011). FARM: Fault-aware resource management in NoC-based multiprocessor platforms. In 2011 design automation and test in Europe conference and exhibition (DATE).
Chou, C. L., Ogras, U. Y., & Marculescu, R. (2008). Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(10), 1866–1879.
Chua, C., Kumar, R. B. N., & Sireesha, B. (2017). Design and analysis of low-power and area efficient N-bit parallel binary comparator. Analog Integrated Circuits and Signal Processing, 92, 225–231.
Khalili, F., & Zarandi, H. R. (2013). A fault-tolerant core mapping technique in networks-on-chip. IET Computers and Digital Techniques, 7(6), 238–245.
Lee, J., Chung, M. K., Cho, Y. G., Ryu, S., Ahn, J. H., & Choi, K. (2013). Mapping and scheduling of tasks and communications on many-core SoC under local memory constraint. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(11), 1748–1761.
Liu, W., Xu, J., Wu, X., Ye, Y., Wang, X., Zhang, W., et al. (2011). A NoC traffic suite based on real applications. In 2011 IEEE computer society annual symposium on VLSI (pp. 66–71).
Liu, L., Wu, C., Deng, C., Yin, S., Wu, Q., Han, J., et al. (2014). A flexible energy-and reliability-aware application mapping for NoC-based reconfigurable architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(11), 2566–2580.
MCSL network-on-chip benchmark suite Retrieved fromhttp://www.ece.ust.hk/~eexu/traffic.html.
Murali, S., & De Micheli, G. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings design, automation and test in Europe conference and exhibition.
Noxim the NoC simulator Retrieved from https://github.com/davidepatti/noxim.
Palermo, G., Mariani, G., Silvano, C., Locatelli, R., & Coppola, M. (2007, July). Mapping and topology customization approaches for application-specific stnoc designs. In 2007 IEEE international conf. on application-specific systems, architectures and processors (ASAP).
Phanibhushana, B., & Kundu, S. (2014). Network-on-chip design for heterogeneous multiprocessor system-on-chip. In 2014 IEEE computer society annual symposium on VLSI, (pp. 486–491).
Reddy, B. N. K. (2019a). An energy-efficient core mapping algorithm on network on chip (NoC). In International symposium on VLSI design and test (pp. 631–640).
Reddy, B. N. K. (2019b). Design and implementation of high performance and area efficient square architecture using Vedic Mathematics. Analog Integrated Circuits and Signal Processing.
Reddy, B. N. K., Suresh, N., Ramesh, J. V. N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., & Ram, S. J. (2015). An efficient approach for design and testing of FPGA programming using Lab VIEW. In 2015 international conference on advances in computing, communications and informatics (ICACCI) (pp. 543–548). IEEE.
Reddy, B. N. K., Vasantha, M. H., & Kumar, Y. N. (2016). A gracefully degrading and energy-efficient fault tolerant noc using spare core. In 2016 IEEE computer society annual symposium on VLSI (ISVLSI) (pp. 146–151)
Reddy, B. N. K., Vasantha, M. H., Kumar, Y. N., & Sharma, D. (2015). Communication energy constrained spare core on NoC. In 2015 6th international conference on computing, communication and networking technologies (ICCCNT) (pp. 1–4).
Wu, C., Deng, C., Liu, L., Han, J., Chen, J., Yin, S., et al. (2017). A multi-objective model oriented mapping approach for NoC-based computing systems. IEEE Transactions on Parallel and Distributed Systems, 28(3), 662–676.
Yang, X. S. (2010). A new metaheuristic bat-inspired algorithm. In Nature inspired cooperative strategies for optimization (NICSO 2010) (pp. 65–74). Berlin: Springer.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Reddy, B.N.K., Kishan, D. & Vani, B.V. Performance constrained multi-application network on chip core mapping. Int J Speech Technol 22, 927–936 (2019). https://doi.org/10.1007/s10772-019-09636-3
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10772-019-09636-3