Skip to main content
Log in

Using Evolutionary Algorithms for Signal Integrity Assessment of High-Speed Data Buses

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Today’s high performance computer systems must have fast, reliable access to memory and I/O devices. Unfortunately, inter-symbol interference, transmission line effects and other noise sources can distort data transfers. Engineers must therefore determine if bus designs have signal integrity—i.e., can transfer data with minimal amplitude or timing distortion. One method of determining signal integrity on buses is to conduct a set of data transfers and measure various signal parameters at the receiver end. But the tests must be conducted with stressful test patterns that maximize noise to help identify any potential problems. In this paper we describe how an evolutionary algorithm was used to evolve test patterns for use in intrinsic testing.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

Notes

  1. 1 GT/s = 1 giga-transfer/s. A 100 MHz FSB performing 4 transfers per cycle has a 0.4 GT/s transfer rate. With a 64-bit wide FSB, 0.4 GT/s is equivalent to a 3.2 GByte/s bandwidth.

  2. Under normal operating conditions V ref = V nom. We only move V ref away from V nom to determine the voltage margin.

References

  1. Aktan B, Greenwood G, Shor M, Doyle P (2001) Maximizing functional test coverage of ASICs using evolutionary algorithms. In: Proceedings of the congress on evolutionary computation, pp 178–182

  2. Caignet F, Bendhia S, Sicard E (2001) The challenge of signal integrity in deep-submicrometer CMOS technology. Proc IEEE 89(4):556–573

    Article  Google Scholar 

  3. Corno F, Prinetto P, Rebaudengo M, Reorda M (1996) GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 15(8):991–1000

    Article  Google Scholar 

  4. Corno F, Reorda M, Squillero G, Violante M (2001) On the test of microprocessor IP cores. In: Proceedings DATE 2001, pp 209–213

  5. Edlund G (2003) Anatomy of a signal integrity failure. In: DesignCon 2003 proceedings int’l engineering consortium

  6. Fogel DB (2000) What is evolutionary computation? IEEE Spectrum 37(2):28–32

    Article  MathSciNet  Google Scholar 

  7. Green L (1999) Understanding the importance of signal integrity. IEEE Circuits Devices Mag 15(6):7–10

    Article  Google Scholar 

  8. Greenwood GW, Tyrrell AM (2006) Introduction to evolvable hardware: a practical guide for designing self-adaptive systems. Wiley-IEEE Press, New Jersey

    Google Scholar 

  9. Intel Corporation (2005) Intel® 975X express chipset data sheet, November 2005. Document Number: 310158-001

  10. Intel Corporation (2006) Intel® Pentium® D Processor Data Sheet, September 2006. Document Number: 310306-006

  11. Johnson H, Graham M (2003) High speed signal propagation: advanced black magic. Prentice-Hall, New Jersey

    Google Scholar 

  12. Nourani M, Attarha A (2001) Built-in self-test for signal integrity. In: Design automation conference, pp 792–797

  13. Rudnick E, Patel J, Greenstein G, Niermann T (1997) A genetic algorithm framework for test generation. IEEE Trans Comput-Aided Des Integr Circuits Syst 16(9):1034–1044

    Article  Google Scholar 

  14. Yao X (1999) Following the path of evolvable hardware. Commun ACM 42(4):47–49

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Garrison Greenwood.

Additional information

Responsible Editor: J. Figueras

Rights and permissions

Reprints and permissions

About this article

Cite this article

Falconer, M., Greenwood, G., Morgan, K. et al. Using Evolutionary Algorithms for Signal Integrity Assessment of High-Speed Data Buses. J Electron Test 26, 297–305 (2010). https://doi.org/10.1007/s10836-010-5141-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-010-5141-3

Keywords

Navigation