Abstract
A scalable low -overhead on-chip instrument is proposed for analog and mixed-signal (AMS) systems-on-chip (SOC) testing, capable of making concurrent low-frequency voltage measurements. It addresses the limitation of parallel testing while reducing the test cost associated with automatic test equipment (ATE). The architecture is based on the distributed voltage-to-time conversion, followed by centralized time-to-digital conversion processes. The voltage to time conversion is achieved using the pulse-width modulation, via network of multiple sensors deployed throughout the SOC. Outputs of the time-to-digital converter are accessed via serial communication bus. Ease of scalability of instrument’s capabilities to perform more concurrent voltage measurements outweighs the fact that it does not achieve high sampling rates. An optional multiplexing scheme reduces size of the test bus that has to be routed around the CUT. Implemented instrument, with 14 sensors, is evaluated in a test case that involves multiple linear and switch mode circuits.
Similar content being viewed by others
References
1149.4 IEEE standard for a mixed-signal test bus. Persistent Link (OPAC): http://ieeexplore.ieee.org/servlet/opac?punumber=6785
Abramovici M (2009) In-system silicon validation and debug. IEEE Design & Test of Computers :216–223
Bernard S, Azais F, Bertrand Y, Renovell M (2003) On-chip generation of ramp and triangle-wave stimuli for ADC BIST. J Electron Test: Theory and Applications 19:469–479
Burns M, Roberts G (2001) An introduction to mixed-signal IC test and measurement. Oxford University Press, Oxford
Bushnell M, Agrawal V (2002) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Kluwer Academic Publishers
Chatterjee A, Nagi N (1997) Design for testability and built in self test of mixed signal circuits: a tutorial. 10th International Conference of VLSI Design
Chunlei S et al (2007) A highly integrated power management IC for advanced mobile applications. IEEE J Solid State Circ 42(8):1723–1731
Daniels J et al (2010) A/D conversion using asynchronous delta-sigma modulation and time-to-digital conversion. IEEE Transactions on Circuits and Systems – I: Regular Papers 57(9):2404–2412
Dasnurkar SD, Abraham JA (2010) Real-time dynamic hybrid BiST solution for very-low-cost ATE production testing of A/D converters with controlled DPPM. 11th Int’l Symposium on Quality Electronic Design 2010. doi:10.1109/ISQED.2010.5450520
Davis S (2010) Mobile electronic products employ integrated power management. Power Electron Tech. http://powerelectronics.com/power_management/power_ics/design-trends-mobile-products-201009/. Accessed 1 Sept 2010
Hastings A (2001) The art of analog layout. Prentice-Hall
Huertas et al (2002) Testing mixed-signal cores: a practical oscillation-based test in an analog macrocell. IEEE Design & Test of Computers 19(6):73–82
International Roadmap for Semiconductors, Test & Test Equipment (2009) (http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_Test.pdf)
Kabisatpathy P, Barua A, Sinha S (2005) Fault diagnosis of analog integrated circuits (Frontiers in electronic testing). Springer
Kaminska B (2006) Analog and mixed signal test. EDA for IC system design, verification, and testing. CRC Press Taylor & Francis Group, Boca Raton
Keskin M (2006) A rail-to-rail delay line for time analog-to-digital converters. 49th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2006, vol. 1, pp 461–464
Kester W, Bryant J (2004) Data conversion handbook (Analog devices). Analog Devices Inc., Newnes
Kruseman B, Tasic B, Hora C, Dohmen J, Hashempour H, van Beurden M, Xing Y (2011) Defect-oriented testing for analog/mixed-signal devices. International Test Conference. doi:10.1109/TEST.2011.6139127
Maly W, Strojwas AJ, Director SW (1986) VLSI yield prediction and estimation: a unified framework. IEEE Trans Comput Aided Des Integrated Circ Syst 5(1):114–130
Molavi S, McPheeters T (2008) Concurrent test implementations. 16th IEEE Asian Test Symposium, p 214
Poehl F et al (2010) Production test challenges for highly integrated mobile phone SOCs – a case study. 15th IEEE European Test Symposium (ETS). doi:10.1109/ETSYM.2010.5512786
Roberts GW (1996) Metrics, techniques and recent developments in mixed-signal testing. IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers. doi:10.1109/ICCAD.1996.569904
Sunter S (2002) IC Mixed-signal BIST: separating facts from fiction. International Test Conference
Sunter S (2010) Essential principles for practical analog BIST. Electronic Design News: 36–41
Sunter S (2010) A BIST circuit that tests multiple analog functions simultaneously. Digest of IEEE International Workshop on Test and Validation of High Speed Analog Circuits (TVHSAC), ITC 2010
Vranken H et al (2001) Enhanced reduced pin-count test for full-scan design. International Test Conference 2001 Proceedings :738–747
Yang HY, Sarpeshkar R (2005) A time-based energy-efficient analog-to-digital converter. IEEE Journal Of Solid-State Circuits 40(8)
Yin M, Ghovanloo M (2009) Using pulse width modulation for wireless transmission of neural signals in multichannel neural recording systems. IEEE Trans Neural Syst Rehabil Eng 17(4):354–363
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: H.-M. Chang
Rights and permissions
About this article
Cite this article
Kulovic, K., Margala, M. Time-Based Embedded Test Instrument with Concurrent Voltage Measurement Capability. J Electron Test 28, 653–671 (2012). https://doi.org/10.1007/s10836-012-5299-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-012-5299-y