Skip to main content
Log in

Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Test techniques for analog circuits characterize the input-output relationship based on coefficients of transfer function, polynomial expansion, wavelet transform, V-transform or Volterra series. However, these coefficients always suffer from errors due to measurement accuracy and noise. This paper presents closed form expressions for an upper bound on the defect level and a lower bound on fault coverage achievable in such analog circuit test methods. The computed bounds have been validated on several benchmark circuits. Further, application of these bounds to scalable RC ladder networks reveal a number of interesting characteristics. The approach adopted here is general and can be extended to find bounds on defect level and fault coverage in other component based test methods for linear circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

References

  1. Balivada A, Zheng H, Nagi N, Chatterjee A, Abraham JA (1996) A unified approach to fault simulation of linear mixed-signal circuits. J Electron Test Theory Appl 9(1):29–41

    Article  Google Scholar 

  2. Bhunia S, Roy K (2002) Dynamic supply current testing of analog circuits using wavelet transform. In: Proc 20th IEEE VLSI Test Symp, pp 302–307

  3. Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, Boston

    Google Scholar 

  4. Chua LO (1967) Introduction to nonlinear network theory. McGraw-Hill, New York

    Google Scholar 

  5. Epstein BR, Czigler MH, Miller SR (1993) Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing. IEEE Trans Comput Aided Des 12(1):102–113

    Article  Google Scholar 

  6. Esteban T-C, Jaime C-M (2002) Computing symbolic transfer functions of analog circuits by applying pure nodal analysis. In: Proc 4th IEEE International Caracas Conf Devices, Circuits and Systems, pp C023–C1-5

  7. Haykin S, Veen BV (2003) Signals and systems. Wiley, New York

    Google Scholar 

  8. Kailath T (1980) Linear systems. Prentice Hall, Englewood Cliffs

  9. Kondagunturi R, Bradley E, Maggard K, Stroud C (1999) Benchmark circuits for analog and mixed-signal testing. In: Proc IEEE Southeastcon, pp 217–220

  10. Pan C-Y, Cheng K-T (1999) Test generation for linear time-invariant analog circuits. IEEE Trans Circuits Syst II Analog Digit Signal Process 46(5):554–564

    Article  Google Scholar 

  11. Panic V, Milovanovic D, Petkovic P, Litovski V (1995) Fault location in passive analog RC circuits by measuring impulse response. In: Proc 20th International Conf on Microelectronics, pp 517–520

  12. Papoulis A (1965) Probability, random variables, and stochastic processes. McGraw-Hill, New York

    MATH  Google Scholar 

  13. Park J, Shin H, Abraham JA (2007) Pseudorandom test for nonlinear circuits based on a simplified Volterra series model. In: Proc 8th IEEE International Symp on Quality Electronic Design, pp 495–500

  14. Ramadoss R, Bushnell ML (1999) Test generation for mixed-signal devices using signal flow graphs. J Electron Test Theory Appl 14(3):189–205

    Article  Google Scholar 

  15. Savir J, Guo Z (2002) On the detectability of parametric faults in analog circuits. In: Proc International Conf Computer Design, pp 84–89

  16. Savir J, Guo Z (2002) Test limitations of parametric faults in analog circuits. In: Proc 11th Asian Test Symp, pp 39–44

  17. Savir J, Guo Z (2003) Analog circuit test using transfer function coefficient estimates. In: Proc International Test Conf, pp 1155–1163

  18. Sindia S, Singh V, Agrawal VD (2009) Bounds on defect level and fault coverage in linear analog circuit testing. In: Proc 13th VLSI Design and Test Symp, pp 410–421

  19. Sindia S, Singh V, Agrawal VD (2009) Multi-tone testing of linear and nonlinear analog circuits using polynomial coefficients. In: Proc 18th Asian Test Symp, pp 63–68

  20. Sindia S, Singh V, Agrawal VD (2009) Polynomial coefficient based DC testing of non-linear analog circuits. In: Proc 19th IEEE Great Lakes Symp on VLSI, pp 69–74

  21. Sindia S, Singh V, Agrawal VD (2009) V-transform: an enhanced polynomial coefficient based DC test for non-linear analog circuits. In: Proc 7th East–west Design and Test Symp, pp 283–286

  22. Sindia S, Singh V, Agrawal VD (2010) Parametric fault diagnosis of nonlinear analog circuits using polynomial coefficients. In: Proc 23rd International Conf VLSI Design, pp 288–293

  23. Sindia S, Agrawal VD, Singh V (2011) Non-linear analog circuit test and diagnosis under process variation using V-transform coefficients. In: Proc 29th IEEE VLSI Test Symp, pp 64–69

  24. Variyam PN, Cherubal S, Chatterjee A (2002) Prediction of analog performance parameters using fast transient testing. IEEE Trans Comput Aided Des 21(3):349–361

    Article  Google Scholar 

  25. Verhaegen W, Gielen G (1998) Efficient symbolic analysis of analog integrated circuits using determinant decision diagrams. In: Proc IEEE International Conf Electronics, Circuits and Systems, pp 89–92

Download references

Acknowledgement

The authors would like to thank Dr. Zhen Guo for his valuable comments that helped in improving quality of this article.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Suraj Sindia.

Additional information

Responsible Editor: K. K. Saluja

Rights and permissions

Reprints and permissions

About this article

Cite this article

Sindia, S., Agrawal, V.D. & Singh, V. Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing. J Electron Test 28, 541–549 (2012). https://doi.org/10.1007/s10836-012-5305-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-012-5305-4

Keywords

Navigation