Skip to main content
SpringerLink
Log in

Estiamtion and Correction of Mismatch Errors in Time-Interleaved ADCs

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In data acquisition systems, with help of time-interleaved analog-to-digital converter (TIADC) architecture, the maximum sample rate of the whole system can be increased efficiently. However, inevitable offset mismatch, gain mismatch, and timing error between time-interleaved channels degrade the sampling performance. In order to develop the mismatched TIADC structure, this paper first proposes a new time-domain algorithm to estimate the three aforementioned mismatch errors, and then puts forward a calibration method to calibrate the mismatch errors. Finally, numerical simulations are presented to verify the proposed estimation and calibration algorithm.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. Black WC Jr, Hodges D (1980) Time interleaved converter arrays. IEEE J Solid State Circuits 15:1022–1029

    Article  Google Scholar 

  2. H. Cheng-Chung, H. Fong-Ching, S. Chih-Yung, H. Chen-Chih, L. Ying-Hsi, C.-C. Lee, et al. (2007) “An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration,” in IEEE International Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers, pp. 464–615

  3. Chi Ho L, Hurst PJ, Lewis SH (2010) A four-channel time-interleaved adc with digital calibration of interchannel timing and memory errors. IEEE J Solid State Circuits 45:2091–2103

    Article  Google Scholar 

  4. Dyer KC, Fu D, Lewis SH, Hurst PJ (1998) An analog background calibration technique for time-interleaved analog-to-digital converters. IEEE J Solid State Circuits 33:1912–1919

    Article  Google Scholar 

  5. Elbornsson J, Eklund JE (2001) Blind estimation of timing errors in interleaved AD converters,” in 2001 I.E. International Conference on Acoustics, Speech, and Signal Processing, 2001. Proceedings (ICASSP ’01) 6:3913–3916

    Google Scholar 

  6. J. Elbornsson, K. Folkesson, and J. E. Eklund (2002) “Measurement verification of estimation method for time errors in a time-interleaved A/D converter system,” in IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002, pp. III-129-III-132 vol.3

  7. Fu D, Dyer KC, Lewis SH, Hurst PJ (1998) A digital background calibration technique for time-interleaved analog-to-digital converters. IEEE J Solid State Circuits 33:1904–1911

    Article  Google Scholar 

  8. Gupta SK, Inerfield MA, Jingbo W (2006) A 1-GS/s 11-bit ADC with 55-dB SNDR, 250-mW power realized by a high bandwidth scalable time-interleaved architecture. IEEE J Solid State Circuits 41:2650–2657

    Article  Google Scholar 

  9. Huang S, Levy BC (2007) Blind calibration of timing offsets for four-channel time-interleaved ADCs. IEEE Trans Circ Syst I Regul Pap 54:863–876

    Article  Google Scholar 

  10. Huawen J, Lee EKF (2000) A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs. IEEE Trans Circ Syst II Analog Digit Signal Process 47:603–613

    Article  Google Scholar 

  11. Jamal SM, Fu D, Chang NCJ, Hurst PJ, Lewis SH (2002) A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE J Solid State Circuits 37:1618–1627

    Article  Google Scholar 

  12. Jamal SM, Fu D, Singh MP, Hurst PJ, Lewis SH (2004) Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter. IEEE Trans Circ Syst I Regul Pap 51:130–139

    Article  Google Scholar 

  13. Jenq YC (1990) Digital spectra of nonuniformly sampled signals: a robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving. IEEE Trans Instrum Meas 39:71–75

    Article  Google Scholar 

  14. Kurosawa N, Kobayashi H, Maruyama K, Sugawara H, Kobayashi K (2001) Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans Circ Syst I Fundam Theory Appl 48:261–271

    Article  Google Scholar 

  15. Munkyo S, Rodwell MJW, Madhow U (2005) Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter. IEEE Trans Microw Theory Tech 53:1072–1082

    Article  Google Scholar 

  16. Pan H, Tian S, Ye P (2010) “An adaptive synthesis calibration method for time-interleaved sampling systems,”. Metrol Meas Syst XVII:405–414

    Google Scholar 

  17. Pereira JMD, Girao PMBS, Serra AMC (2004) An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems. IEEE Trans Instrum Meas 53:423–430

    Article  Google Scholar 

Download references

Acknowledgments

This work was supported by the National Natural Science Foundation of China (No.61301263). The authors would like to thank their former master graduate students, T. Wang, and J. H. Li, for their contributions in the verification implementation. The authors would also like to thank Pro. Huang from University of Electronic Science and Technology of China, for his kind help in the theoretical consultant.

Author information

Authors and Affiliations

  1. Chengdu, Sichuan, China

    Zhigang Wang, Lianping Guo, Shulin Tian & Tao Liu

Authors
  1. Zhigang Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Lianping Guo
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Shulin Tian
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Tao Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Tao Liu.

Additional information

Responsible Editor: K. K. Saluja

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wang, Z., Guo, L., Tian, S. et al. Estiamtion and Correction of Mismatch Errors in Time-Interleaved ADCs. J Electron Test 30, 629–635 (2014). https://doi.org/10.1007/s10836-014-5475-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-014-5475-3

Keywords

Search

Navigation