Abstract
It is attractive to reuse the on-chip functional interconnects as test access mechanism (TAM) in network-on-chip (NoC) system testing. However, in the methodology of NoC-reuse as TAM, the influence factors in NoC testing significantly increased. To further reduce test time and show significant gains over other work, we propose XY-direction connected subgraph partition (XYCSP) approach to eliminate the path conflicts before testing, and concurrently determine the position of test access points. We then present a multiple test clock strategy to bridge the gap between the NoC channel bandwidth and the core test wrapper bandwidth. With the help of adaptive probability gate quantum-inspired evolutionary algorithm (APGQEA) strategy, which blends adaptive strategy and multi-nary oriented techniques, the proposed NoC test scheduling algorithm permits quick exploration and exploitation of the solution space. Moreover, power constraints are also taken into account. Experimental results for the ITC’02 benchmarks show that the proposed scheme can achieve shorter test time compared to prior works.
References
Agrawal M, Richter M, Chakrabarty K (2014) Test-delivery optimization in manycore SOCs. IEEE Trans Comput Aided Des Integr Circuits Syst 33:1067–1080
Ahn J, Sungho K (2006) Test scheduling of NoC-based SoCs using multiple test clocks. ETRI J 28:475–485
Aktouf C (2002) A complete strategy for testing an on-chip multiprocessor architecture. IEEE Des Test Comput 19:18–28
Amory A, Goossens K, Marinissen EJ, Lubaszewski M, Moraes F (2007) Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism. IET Comput Digit Tech 1:197–206
Amory AM, Lazzari C, Lubaszewski MS, Moraes FG (2011) A new test scheduling algorithm based on networks-on-chip as test access mechanisms. J Parallel Distrib Comput 71:675–686
Ansari MA, Kim D, Jung J, Park S (2015) Hybrid test data transportation scheme for advanced NoC-based SoCs. J Semicond Technol Sci 15:85–95
Ansari MA, Song J, Kim M, and Park S (2009) Parallel test method for NoC-based SoCs. In: Proceedings IEEE International SoC Design Conference (ISOCC). pp 116–119
Chakrabarty K (2000) Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans Comput Aided Des Integr Circuits Syst 19:1163–1174
Chattopadhyay S, Reddy KS (2003) Genetic algorithm based test scheduling and test access mechanism design for system-on-chips. In: Proceedings of the 16th International Conference on VLSI Design. pp 341–346
Chiu G, Chen S (1999) An efficient submesh allocation scheme for two-dimensional meshes with little overhead. IEEE Trans Parallel Distrib Syst 10:471–486
Cota E, Carro L, Wagner F, Lubaszewski M (2003) Power-aware noc reuse on the testing of core-based systems. In: Proceedings International Test Conference (ITC). pp 612–621
Cota E, Carro L, Lubaszewski M (2004) Reusing an on-chip network for the test of core-based systems. ACM Trans Des Autom Electron Syst 9:471–499
Cota E, Kreutz M, Zeferino CA, Carro L, Lubaszewski M, Susin A (2003) The impact of NoC reuse on the testing of core-based systems. In: Proceedings of the 21st IEEE VLSI Test Symposium (VTS). pp 128–133
Cota E, Liu C (2006) Constraint-driven test scheduling for NoC-based systems. IEEE Trans Comput Aided Des Integr Circuits Syst 25:2465–2478
Han KH, Kim JH (2002) Quantum-inspired evolutionary algorithm for a class of combinatorial optimization. IEEE Trans Evol Comput 6:580–593
Han KH, Kim JH (2003) On setting the parameters of quantum-inspired evolutionary algorithm for practical application. In: Proceedings Congress on Evolutionary Computation (CET). pp 178–194
Han KH, Kim JH (2004) Quantum-inspired evolutionary algorithms with a new termination criterion, he gate, and two-phase scheme. IEEE Trans Evol Comput 8:156–169
Hey T (1999) Quantum computing: an introduction. Comput Control Eng J 10:105–112
Hussin FA, Yoneda T, Fujiwara H (2007) Optimization of NoC wrapper design under bandwidth and test time constraints. In: Proceedings 12th IEEE European Test Symposium (ETS). pp 35–42
Iyengar V, Chakrabarty K (2002) System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 21:1088–1094
Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test: Theory Appl 18:213–230
Kahng AB, Li B, Peh L, Samadi K (2012) ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans Very Large Scale Integr Syst 20:191–196
Li M, Jone W, Zeng Q (2006) An efficient wrapper scan chain configuration method for network-on-chip testing. In: Proceedings IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI). pp 147–152
Liu C, Iyengar V (2006) Test scheduling with thermal optimization for network-on-chip systems using variable-rate on-chip clocking. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition (DATE). pp 650–655
Liu C, Shi J, Cota E, Iyengar V (2005) Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking. In: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS). pp 349–354
Marinissen EJ, Iyengar V, Chakrabarty K (2002) A set of benchmarks for modular testing of SOCs. In: Proceedings International Test Conference (ITC). pp 519–528
Moreno E, Webber T, Marcon C, Moraes F, Calazans N (2014) MoNoC: a monitored network on chip with path adaptation mechanism. J Syst Archit 60:783–795
Nolen JM, Mahapatra R (2005) A TDM Test Scheduling Method for Network-on-Chip Systems. In: Proceedings of the Sixth International Workshop on Microprocessor Test and Verification (MTV). pp 90–98
Pande PP, Grecu C, Ivanov A, Saleh R, Micheli GD (2005) Design, synthesis, and test of networks on chips. IEEE Des Test Comput 22:404–413
Patvardhan C, Bansal S, Srivastav A (2015) Quantum-inspired evolutionary algorithm for difficult knapsack problems. Memet Comput 7:135–155
Platel MD, Schliebs S, Kasabov N (2009) Quantum-inspired evolutionary algorithm: a multimodel EDA. IEEE Trans Evol Comput 13:1218–1232
Pouget J, Larsson E, Peng Z (2003) SOC test time minimization under multiple constraints. In: Proceedings of the 12th Asian Test Symposium (ATS). pp 312–317
Richter M, Chakrabarty K (2014) Optimization of test pin-count, test scheduling, and test access for NoC-based multicore SoCs. IEEE Trans Comput 63:691–702
Salamy H, Harmanani HM (2013) Thermal-aware test scheduling using network-on-chip under multiple clock rates. Int J Electron 100:08–424
Shen SH, Liu YC (2008) Probability evolutionary algorithm for functional and combinatorial optimization. In: Proceedings 7th World Congress on Intelligent Control and Automation (WCICA). pp 7893–7897
Su C, Wu C (2004) A graph-based approach to power-constrained SOC test scheduling. J Electron Test: Theory Appl 20:45–60
Touzene A (2015) On all-to-all broadcast in dense gaussian network on-chip. IEEE Trans Parallel Distrib Syst 26:1085–1095
Vermeulen B, Dielissen J, Goossens K, Ciordas C (2003) Bringing communication networks on a chip: test and verification implications. IEEE Commun Mag 41:74–81
Xiang D, Chakrabarty K, Fujiwara H (2015) Multicast-based testing and thermal-aware test scheduling for 3D ICs with a stacked network-on-chip. IEEE Trans Comput. doi:10.1109/TC.2015.2493548
Xiang D, Zhang Y (2011) Cost-effective power-aware core testing in NoCs based on a New unicast-based multicast scheme. IEEE Trans Comput Aided Des Integr Circuits Syst 30:135–147
Zhang G (2011) Quantum-inspired evolutionary algorithms: a survey and empirical study. J Heuristics 17:303–351
Zou W, Reddy SM, Pomeranz I, Huang Y (2003) SOC test scheduling using simulated annealing. In: Proceedings of the 21st IEEE VLSI Test Symposium (VTS). pp 325–330
Acknowledgments
This work is supported by National Natural Science Foundation of China (Grant No. 61561012), Guangxi Natural Science Foundation of China (Grant No. 2014GXNSFAA118370, 2014GXNSFAA118393) and Guangxi Key Laboratory of Automatic Detecting Technology and Instruments (Grant No. YQ14104, YQ16106).
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: K. Chakrabarty
Rights and permissions
About this article
Cite this article
Hu, C., Li, Z., Xu, C. et al. Test Scheduling for Network-on-Chip Using XY-Direction Connected Subgraph Partition and Multiple Test Clocks. J Electron Test 32, 31–42 (2016). https://doi.org/10.1007/s10836-016-5565-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-016-5565-5