Skip to main content
Log in

Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures

Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper presents a method for optimization of board-level scan test with the help of reconfigurable scan-chains (RSCs) implemented in a programmable logic of FPGA. Despite that the RSC concept is a well-known solution for scan-based test time reduction, the usage of RSC may lead to un-acceptable hardware overhead. In our work, we are targeting a completely new approach of exploiting on-board FPGA resources that being unconfigured are typically available during the manufacturing test phase for carrying out tests using temporarily implemented virtual RSC structures. As the allocated FPGA logic is re-claimed for functional use after the test is finished, the presented method delivers all the advantages of RSCs at no extra hardware cost. Experimental results show that the proposed virtual RSCs can fit into all available commercial FPGAs providing a significant test time reduction in comparison with state-of-the-art Boundary Scan test tecnique.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

References

  1. Aleksejev I, Jutman A, Devadze S, Odintsov S, Wenzel T (2012) FPGA-based synthetic instrumentation for board test. In Proc. of International Test Conference, Austin, USA

    Book  Google Scholar 

  2. Asset Intertech Inc., How to test high-speed memory with non-intrusive embedded instruments, Whitepaper, 2012.

  3. Breuer MA, Narayanan S (1993) Reconfigurable Scan Chains, A Novel Approach to Reduce Test Application Time. In Proc. of International Conference on Computer-Aided Design, USA

  4. Ehrenberg H, Russell B (2011) IEEE Std 1581 — a standardized test access methodology for memory devices. In Proc. of International Test Conference, Austin, USA

    Book  Google Scholar 

  5. Escobar JHM, Sachße J, Ostendorff S, Wuttke H-D (2012) Automatic generation of an FPGA based embedded test system for printed circuit board testing. In Proc. of Latin American Test Workshop, Quito, Ecuador

    Book  Google Scholar 

  6. Ferry J, Scesnak J, Shaikh S (2005) A strategy for board level in-system programmable built-in assisted test and built-in self test. In Proc. of Internation Test Conference, Austin, USA

    Book  Google Scholar 

  7. Geiger PB, Butkovich S (2009) Boundary-scan adoption – an industry snapshot with emphasis on the semiconductor industry. In Proc. International Test Conference, USA

    Book  Google Scholar 

  8. Goepel GmbH., Cascon Galaxy System.

  9. Guo C, Zhang Y, Wen Z, Chen L, Li X, Liu Z, Wang M (2011) A novel configurable boundary-scan circuit design of SRAM-based FPGA. In Proc. of Computer Science and Automation Engineering, China

    Google Scholar 

  10. IEEE Standard test access port and boundary-scan architecture, 2001.

    Google Scholar 

  11. Intel Inc., Intel StrataFlash® Embedded Memory, Datasheet.

  12. Intellitech Corp., Infrastructure IP for programming and test of in-system memory devices, Whitepaper, 2003.

    Google Scholar 

  13. Micron Technology Inc., Micron M25P32 Serial Flash Embedded Memory, Datasheet.

  14. S. P. Morley et al. Selectable Length Partial Scan: a Method to Reduce Vector Length. in Proc. of Internation Test Conference, USA, 1991.

  15. Nejedlo J, Khanna R (2009) Intel® IBIST, the full vision realized. In Proc. of International Test Conference, Santa Clara, USA

    Google Scholar 

  16. Parker KP (2003) The boundary-scan handbook. Kluwer Academic Publisher, Boston, MA, USA, p. 373

    Book  Google Scholar 

  17. Quasem S, Gupta S (2004) Designing reconfigurable multiple scan chains for systems-on-Chip. In Proc. of VLSI Test Symposium, USA

    Book  Google Scholar 

  18. Samaranayake S, Sitchinava N, Kapur R, Amin MB, Williams TW (2002) Dynamic scan: driving down the cost of test. In IEEE Computer, October

    Google Scholar 

  19. Spansion Inc., S29AL008D 8MBit Flash Memory, Datasheet.

  20. Toai V, Zhiyuan W, Eaton T, Ghosh P, Huai L, Young L, Weili W, Rong F, Singletary D, Xinli G (2006) Design for Board and System Level Structural Test and diagnosis. In Proc. of International Test Conference, Santa Clara, USA

    Google Scholar 

  21. A. Tsertov, R. Ubar, A. Jutman, S. Devadze. SoC and Board Modeling for Processor-Centric Board Testing. In Proc. of 14th Euromicro Conference on Digital System Design, Oulu, Finland, 2011.

  22. Wang S, Cao W, Wang L, Wang N, Tao P (2013) A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly. In Proc. of International Conference on ASIC, China

    Google Scholar 

  23. Wohl P, Waicukauski JA, Colburn JE (2012) Enhancing testability by structured partial scan. In Proc. of VLSI Test Symposium, USA

    Book  Google Scholar 

Download references

Acknowledgments

This work was supported by EU FP7-2013-ICT-11: 619871 project BASTION as well as through European Regional Development Fund.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Igor Aleksejev.

Additional information

Responsible Editor: L. M. Bolzani Pöhls

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Aleksejev, I., Devadze, S., Jutman, A. et al. Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures. J Electron Test 32, 245–255 (2016). https://doi.org/10.1007/s10836-016-5588-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-016-5588-y

Keywords

Navigation