Skip to main content
Log in

NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits’ Life Time

Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Advances in CMOS technology have made possible the increase of integrated circuit’s density, which impacts directly on the circuit’s performance. However, technology scaling poses some reliability concerns that directly affect the circuit’s lifetime. One of the most important issues in nanoscale circuits is related to the time-dependent variation caused by Negative Bias Temperature Instability (NBTI). This phenomenon increases the threshold voltage of pMOS transistors, which introduces delay along the integrated circuits’ paths, eventually causing functional failures. In this paper, a hardware-based technique able to increase the lifetime of Integrated Circuits (ICs) is proposed. In more detail, the technique is based on an on-chip sensor able to monitor IC’s aging and to adjust its power supply voltage in order to minimize NBTI effects and increase the circuit’s lifetime. Experimental results obtained throughout simulations demonstrate the technique’s efficiency, since the circuit’s lifetime has been increased by 150 %. Finally, the analysis of the main overheads introduced as well as the impact related to process variation renders the evaluation of the proposed approach possible.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

References

  1. Agarwal M, Paul BC, Zhang M, Mitra S (2007) Circuit Failure Prediction and Its Application to Transistor Aging, 25th IEEE VLSI Test Symposium (VTS’07)

  2. Agarwal M, Balakrishnan V, Bhuyan A, Kim K, Paul BC (2008) Optimized Circuit Failure Prediction for Aging: Practicaity and Promise, IEEE Internacional Test Conference

  3. Alam A (2008) Reliability- and process-variation aware design of integrated circuits. Microelectron Reliab 48(8-9):1114–1122

    Article  Google Scholar 

  4. Baranowski R, Firouzi F, Kiamehr S, Liu C, Tahoori M, Wunderlich H-J (2015) On-Line Prediction of NBTI-induced Aging Rates, Proc. Design, Automation and Test in Europe.

  5. Boning D, Nassif S (2000) Models of Process Variations in Device and Interconnect, Design of High Performance Microprocessor Circuits, IEEE Press

  6. Calimera E, Macii M (2010) Poncino, NBTI-Aware Clustered Power Gating, ACM Transactions on Design Automation of Electronic Systems, Vol. 16, N° 1, Article 3

  7. Mahapatra S, Saha D, Varghese D, Kumar PB (2006) On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress. IEEE Trans Electron Devices 53(7):1583–1592

    Article  Google Scholar 

  8. Martins CV, Semão J, Vazquez JC, Champac V, Santos M, Teixeira IC, Teixeira JP (2011) Adaptative Error-Prediction Flip-Flop for Performance Failure Prediction with Aging Sensors, 29th IEEE VLSI Test Symposium

  9. PHILIPS (1998) 74HC/HCT181 4-bit arithmetic logic unit. Datasheet

  10. Siddiqua T, Gurumurthi S, Stan MR (2011) Modeling and Analyzing NBTI in the Presence of Process Variation, Proc. 12th International Symposium on Quality Electronic Design (ISQED)

  11. Vasquez JC, Champac V, Ziesemer AM Jr., Reis R, Semião J, Teixeira JP (2010) Predictive Error Detection by On-Line Aging Monitoring, Proc. IEEE 16th International On-Line Testing Symposium

Download references

Acknowledgments

This work has been partially funded by FAPERGS/CAPES Edital 014/2012.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to L. Bolzani Poehls.

Additional information

Responsible Editor: Y. Zorian

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Copetti, T., Cardoso Medeiros, G., Bolzani Poehls, L. et al. NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits’ Life Time. J Electron Test 32, 315–328 (2016). https://doi.org/10.1007/s10836-016-5592-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-016-5592-2

Keywords

Navigation