Abstract
This paper presents a flexible runs-aware PRL coding method whose coding algorithm is simple and easy to implement. The internal 2-n-PRL coding iteratively codes 2n runs of compatible or inversely compatible patterns inside a single segment. The external N-PRL coding iteratively codes flexible runs of compatible or inversely compatible segments across multiple segments. The decoder architecture is concise. The benchmark circuits verify the flexible runs-aware PRL coding method, the experimental results show it obtains higher compression ratio and shorter test application time.
References
Chakrabarty K, Seuring M (2003) Space compaction of test responses using orthogonal transmission functions. IEEE Trans Instrum Meas 52(5):1353–1362
Chandra A, Chakrabarty K (2001) System-on-a-chip data compression and decompression architecture based on Golomb codes. IEEE Trans Comput-Aided Des Des Integr Circ Syst 20(3):355–368
Chandra A, Chakrabarty K (2003) Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. IEEE Trans Comput 52(8):1076–1088
Chandra A, Chakrabarty K (2003) A unified approach to reduce SoC test data volume, scan power and testing time. IEEE Trans Comput Aided Des Integr Circ Syst 22(3):352–363
El-Maleh AH (2008) Test data compression for system-on-a-chip using extended frequency-directed run-length code. IET Comput Digit Tech 2(3):155–163
El-Maleh AH (2008) Effcient test compression technique based on block merging. IET Comput Digit Tech 2(5):327–335
Gonciari PT, Al-Hashimi B, Nicolici N (2003) Variable-length input Huffman coding for system-on-a-chip test IEEE Trans. Comput - Aided Des Integr Circ Syst 22(6):783–796
Gonciari PT, Al-Hashimi B, Nicolici N (2005) Synchronization overhead in SoC compressed test. IEEE Trans Very Large Scale Integr Syst 13(1):140–152
Jas A, Ghosh-Dastidar J, Mom-Eng N, Touba NA (2003) An efficient test vector compression scheme using selective Huffman coding. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(6):797–806
Kavousianos X, Kalligeros E, Nikolos D (2007) Optimal selective Huffman coding for test-data compression. IEEE Trans Comput 56(8):1146–1152
Lee LJ, Tseng WD, Lin RB, Chang CH (2012) 2n pattern run-length for test data compression. IEEE Trans Comput Aided Des Integr Circ Syst 31(4):644–648
Nourani M, Tehranipour MH (2005) RL-Huffman coding for test compression and power reduction in scan applications. ACM Trans Des Autom Electron Syst 10(1):91–115
Tehranipoor M, Nourani M, Chakrabarty K (2005) Nine-coded compression technique for testing embedded cores in SoCs. IEEE Trans Very Large Scale Integr Syst 13(6):719–731
Tenentes V, Kavousianos X (2013) High-quality statistical test compression with narrow ATE interface. IEEE Trans Comput-Aided Des Des Integr Circ Syst 32(9):1369–1382
Touba NA (2006) Survey of test vector compression techniques. IEEE Des Test of Computers 23(4):294–303
Tseng WD, Lee LJ (2010) Test data compression using multi -dimensional pattern run-length codes. J Electron Test 26(3):393–400
Wu TB, Liu HZ, Liu PX (2013) Efficient test compression technique for SoC based on block merging and eight coding. J Electron Test 29(6):849–859
Xiang D, Sui W, Yin B, Cheng KT (2014) Compact test generation with an Influence input measure for launch-on-capture transition fault testing. IEEE Trans Very Large Scale Integr Syst 22(9):1968–1979
Yi MX, Liang HG, Zhang L, Zhan WF (2010) A novel x-plotting strategy for improving performance of test data compression. IEEE Trans VLSI Syst 18(2):324–329
Yuan HY, Mei JP, Song HY, Guo K (2014) Test data compression for system-on-a-chip using count compatible pattern run-length coding. J Electron Test 30(2):237–242
Acknowledgment
This research work was supported by the National Natural Science Foundation of China (61001049, 61372149 and 61370189) and Scholarship sponsored by China Scholarship Council [2013] 3018.
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: K. Chakrabarty
Rights and permissions
About this article
Cite this article
Yuan, H., Ju, Z., Sun, X. et al. Test Data Compression for System-on-chip using Flexible Runs-aware PRL Coding. J Electron Test 32, 639–647 (2016). https://doi.org/10.1007/s10836-016-5595-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-016-5595-z